High-Speed Data Links in CMOS Technology

Ping Gui Jinghong Chen

Department of Electrical Engineering Southern Methodist University

Fermi Lab Oct. 05, 2010

Outline

The GigaBit Transceiver (GBT) Project with CERN

- **A 5-Gbit/s Radiation-Tolerant Optical Receiver of the GBT Project for SLHC**
- **A High-Resolution Phase Shifter (50-ps-Resolution and 25 ns Range) of the GBT Project for SLHC**

Serializer and Laser Driver Design

PLL Design

- **Wideband LC Fractional-N PLL**
- **Ring PLL**

GigaBit Transceiver (GBT) Link Architecture

GBT-SERDES

A 5 Gbit/s Radiation-hard Optical Receiver for GBT

- A single chip consisting of
	- ◆ A Transimpedance amplifier
	- A Limiting amplifier
	- $A 50 \Omega$ line driver
- Main specifications:
	- Bit rate: 5 Gb/s (min)
	- Sensitivity: 20 μA p-p (10-12 BER)
	- Total jitter: < 40 ps P-P
	- Dark current: 0 to 1 mA
	- Power supply : 2.5V ± 10%
	- Power consumption < 250 mW
	- Die size: 0.75 mm × 1.25 mm
	- Pin diode capacitance $Cd \sim 400$ fF
	- Large range of temperature : From -20 C to 80 C
	- ◆ Radiation tolerant (up to 200 Mrad)
- Additional features :
	- Internal voltage regulator (with enable/disable control)
	- Leakage-current magnitude indicator
	- Squelch function (with enable/disable control)

Overview of GBT Optical Receiver Design

- ◆ A fully differential architecture
	- Good power supply noise and common-mode noise rejection (PSRR and CMRR)
	- Minimize the effects of cross talk between the TIA and LA stages
	- ◆ On-chip AC coupling between the PD and TIA
- ◆ Transimpedance amplifier (TIA)
	- ◆ Define the sensitivity of the optical receiver-- low noise
	- \triangle High bandwidth, and high gain
	- Biasing and leakage current compensation for the PD
- ◆ Limiting Amplifier and output buffer (LA)
	- \triangle High gain and large output swing
	- ◆ Wide bandwidth
	- ◆ Offset level compensation

Transimpedance Amplifier

- ◆ Shunt (resistive) feedback amplifier is **widely used for high speed receiver designs**
- **To increase the bandwidth:**
	- **Lowering the Rf**
	- **Increasing the amplifier open loop gain**
	- **Lowering the input node capacitance**
- **The noise contribution of the amplifier mainly comes from the input transistor**
- **To minimize this noise**
	- **Increasing the Rf**
	- **Lowering the input node capacitance**
	- **Increasing the amplifier transconductance**
- **Large Rf for low noise and high transimpedance gain**
- **R and C limit the bandwidth**
- **Techniques to extend the bandwidth**

Bandwidth Extension Technique

- Inductive(shunt) peaking
	- Introduction of an inductor in series to resonant with the C, enhancing the bandwidth
	- The frequency response of this inductive peaking amplifier is characterized by the ratio m

 $m=L/(R^2C)$

GBT Transimpedance Amplifier

GBT Limiting Amplifier

- **Modified Cherry and Hopper with resistive loading for high bandwith**
- ◆ Active inductive peaking
	- **BW is increased by 34% by active inductive peaking**
- **Four gain stages**
	- **Four gain stages are used to keep the power from being too high.**
	- **Stages with increasingly larger driving strength to drive the 50-ohm output stage with high bandwidth.**
	- **"High gain" first stage to reduce the noise contribution from the following stages.**

Optical Receiver Chip Layout, Photograph, and Test Setup

- **Chip layout, implemented using 0.13 µm IBM CMOS Process**
- **Die size 0.75 mm x 1.25 mm**

11

 Chip microphotograph Chip along with the PD on testboard pgui@smu.edu Fermi Lab, 10/05/2010 11

Eye Diagram Measurements

- Measured differential eye diagrams at 5 Gbit/s for different optical power at the input (-6 dBm and -18 dBm)
	- Well opened eye diagram for -6 dBm and still correct at -18 dBm
	- The test PRBS sequence length is 2⁷ -1
	- A constant output swing of 400 mV
- For -6 dBm input :
	- Rise time = 30 ps
	- Total jitter = 0.15 UI @ BER = 10^{-12} (UI = 200 ps)
- For -18 dBm input :
	- Rise time $= 60$ ps
	- Total jitter = 0.55 UI @ BER = 10^{-12}

Eye diagrams versus the Total Dose

- **Electrical board used for irradiation test**
- **Irradiation test done at CERN Xray facility 4 Mrad/hour**
- **Only the GBTIA chip is exposed to Xray beam**
- **No degradation is observed after a dose rate of 200 Mrad**

Bit Error Rate Measurements

- **For Vdd=2V and T=25 °C**
- **Data pattern : PRBS7**
- **The sensitivity for a BER of 10-12 is estimated to be better than -19 dBm**

 Effects of total dose (as high as 100MRad) is negligible.

Performance Summary of the GBT Optical Receiver

◆ Main Specifications in term of **bandwidth and sensitivity are respected**

- **Eye diagram is well opened at 5 Gbit/s**
- **BER v.s. the input current shows a good sensitivity**
- **The effect of the leakage current is estimated**
	- **The sensitivity is degraded by 4 dB**
	- **The value of the high pass cut off frequency still compatibility with the data encoding used for the GBT**

Radiation effects :

- **TID tolerance is proven**
- **We have to estimate the single event upset tolerance**

Phase Shifter in the GBT

- **To provide multiple (~8) clocks synchronized with the main clock for front-end ASICs with frequency of 40 MHz, 80 MHz, and 160 MHz.**
- **To allow for compensation of the cable/fiber lengths, the time-of-flight of particles and delays in the electronic circuits.**
- **The 8 reference clocks are programmable both in** *phase* **and** *frequency***.**
- **The required phase resolution is** *50 ps* **independently of the clock frequency.**

Phase Shifter Specs

Phase Shifter Architecture #1

 500 stages of delays are needed for a resolution of 50 ps in a range of 25 ns.

Considerable amount of switching power and switching noise.

Phase Shifter: Architecture #2

Main features:

- **3 channels in the GBT – SerDes**
- **1 PLL + Counter generates the three frequencies: 40 / 80 and 160 MHz**
- **1 DLL per channel: 48.83 ps resolution**
- **Mixed digital/analogue phase shifting technique:**
	- **Coarse deskewing – Digital:** D**t(coarse) = 781.25 ps**
	- Fine deskewing Analogue: Δt (fine) = 48.83 ps
- **Power consumption: 5.6 mW/channel (simulated)**
- **Simulated Differential non-linearity: <6.7% LSB**
- **Simulated Integral non-linearity: INL<6.5% LSB**

GBT-SerDes Chip Layout

Packaged in a custom 13 × 13 bump-pad C4 package (168 pin)

Test Setup

Phase Shifter: Measurements

 \Box Resolution: $\Delta t = 50$ ps

Differential Non-Linearity

 \Box σ = 4.7 ps (9.6% of Δt)

 \Box pp = 21.5 ps (44% of Δt)

 \Box Jitter: $\sigma = 5$ ps (pp = 30 ps)

<u></u>Integral Non-Linearity

 \Box σ = 4.3 ps (8.7% of Δt)

 \Box pp = 21.9 ps (48.7% of Δt)

Transmitter Driver

Must interface to the receiver

- **Signal swing**
- **Common mode**
- **AC couple (baseline wander)**
- **Best signal integrity for the least amount of power**
	- **Double termination to reduce reflections?**
	- **Drive strength? Pre emphasis?**

 Current Mode Logic (CML) v.s. Single-ended Dynamic-Logic such as Truely-Single-Phase-Clock (TSPC)

Dynamic-Logic Serializer and Driver

Dynamic CMOS gates (TSPC), no CML logic.

"Christmas Tree" architecture (recursive).

Poly phase clocking maximizes timing margin (speed).

Dynamic CMOS – TSPC (Truly Single Phase Clock)

Push-Pull CML Driver for TSPC Serializer

Dynamic-Logic Serializer and Driver Layout

400um

Eye Diagram of 4Gbps 0.5inch FR4

CML Serializer and Driver

CML Driver

CML Serializer and Driver Layout

CML Transmitter (3Gbps 2.5inch FR4)

TJ = 48ps pp = 0.15UI pp

Silicon-on-Sapphire CMOS Technology

- **Insulating sapphire substrate**
- ◆ A very thin silicon layer (100 nm)
- **Reduced parasitic capacitance**
	- **Low power consumption**
	- **Minimum crosstalk**
	- **High integration of RF, mixed-signal, passive elements and digital functions on a single device.**
- **Optically transparent substrate**
- **Good immunity to SEEs**
- **Substrate is a good thermal conductor**
- **Sustaining low temperature**

Low Power CMOS OE Transceiver ICs in Silicon-on-Sapphire Technology

Performance: 4-channel optoelectronic transceiver 0.6Gb/s

Innovation: Dynamic adjust power at the transmitting side

Performance: 4-channel optoelectronic transceiver 2-3Gb/s

Innovation: Instant power-up/down

DARPA OE-center **DARPA PCA/RATS DARPA C2OI**

Performance: 4-channel optoelectronic transceiver 3-4Gb/s

Innovation: Dual-rate (power-performance trade off)

All using 0.5 m**m CMOS Silicon-on-Sapphire Technology**

Transceiver IC with OE Devices

Optical Receiver ASIC

VCSEL Driver ASIC

VCSEL chip attached

VCSEL Driver Circuit

greater flexibility. DAC structure for Bias and Modulation Current b3 b2 b1 b0 are digital control bits

Laser Driver Eye Diagram

(2¹⁵-1 Pseudo random data pattern were used)

2.0 Gb/s

Dynamic Power Optimization Optical Link

Instant On/off optical link demonstration

Complete power cycling (on/off) for a gigabit optical link demonstrated at 5-10nSec.

Dual Rate Optical Link

Low Phase Noise, 0.2 to 6 GHz Wideband LC Fractional-N PLL

- **TSMC 0.13 µm CMOS**
- **Frequency range: 0.2 to 6 GHz**
- **I and Q outputs**
- **Phase noise: -122 dBc/Hz @1MHZ offset (2.4 GHz band)**
- **Reference spur: better than -69 dBc@40MHz**
- **Fractional spur: better than -73 dBc@1MHz**
- **Die area:1.36 mm ×1.37mm**
- **Power: 35.6 ~ 52.62 mW**
- **Supports multi-band wireless communication standards including DCS1800, WCDMA, TD-SCDMA, Bluetooth, 802.11 a/b//g**

Frequency Synthesizer Architecture

QVCO with HR-SSB mixer

- **Two cross-coupled LC oscillator to provide I and Q**
- **HR-SSB mixer is used to suppress spurs**
- **High frequency VCO with divider is avoided by QVCO**
- **Achieves both low power and lower-spur**

Measurement Results—Phase noise

Measurement Results Summary

Ring PLL

- ◆ 0.35 µm CMOS
- \triangle Area: 600 µm x 500 µm
- ◆ Power: 18 mW
- ◆ Frequency range: 400Mhz to 2GHz
	- ◆ Support data-rate from 800 Mb/s to 4 Gb/s
- \triangle Jitter is less than 5 ps rms supporting BER of 10-12
	- VCO phase noise: -92 dBc/Hz at 1MHz offset
	- VCO phase noise with bias circuit: 85 dBc/Hz at 1MHz offset
- ◆ CML outputs for efficient chip clock distribution

Ring VCO Phase Noise

VCO phase noise: -92 dBc/Hz at 1MHz offset

◆ Research Experience

High-Speed Transmitter and Receiver

- Serializer, Line Driver and Laser Driver
- Radiation-Tolerant Optical Receiver

Phase Locked Loops

- LC-Tank Based PLL
- ◆Ring PLL

Collaboration with Fermi Lab

Thank You!