

# DEPFET pixels for the ILC vertex detector

**M.Trimpl**

DEPFET – collaboration:

MPI/MPE Munich

L.Andricek, P.Lechner, H.G. Moser, R.H.Richter, L.Strüder, G.Lutz, J.Treis

U Mannheim

P.Fischer, F.Giesen, C.Kreidel, I.Peric

U Bonn

M.Koch, R.Kohrs, H.Krüger, P.Lodomez, L.Reuen, C.Sandow, M.Trimpl, E.v.Törne, J.J.Velthuis, N.Wermes

U Prague

Z.Doležal, P Kodyš, D.Scheirich

U Aachen



L.Feld, W.Karpinski, K.Klein

# outline

- **Introduction:** ILC project, vtx-d and requirements
- **DEPFET technology:**  
principle, present production and thinning approach
- **Sensor characterization:** clear, rad. tolerance
- **Overview:** ILC DEPFET-System
- **R/O - electronics (CURO- FE):**  
architecture, circuit realization and results
- **Results** with present system (lab, beam test)
- Summary and Outlook

# Activities in the SILAB

ATLAS pixels




CdTe  
2x2 module

X-Ray Imaging




**SILAB**  
Silizium Labor Bonn

large experience in  
ASIC design and  
detector instrumentation




new materials


TCT –  
transient  
current  
technique




DEPFET ILC vtx-d



# International Linear Collider




- design phase: ILC - TDR 2007, starting 2017 ?
- 3 detector concepts: LDC (TESLA), SiD, GLD
- precision measurements:  $\delta(1/p) = 5 \cdot 10^{-5} / \text{GeV}$  (1/10 LEP, LHC)

$e^+$                        $e^-$                       defined initial state  



- luminosity  $L = 3 \cdot 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$  ,  $E_{\text{CM}}$  up to 1 TeV
- linear accelerator  
 → no synchrotron-radiation :  $\Delta E_{\text{sync}} \propto E^4/m^4$

- superconducting accelerating cavities ( >25MV/m ):






# Beamstrahlung ( $e^+e^-$ Pairs)




$$\delta_{BS} = \frac{\Delta E}{E} \propto \frac{E_{cm}}{\sigma_z} \left( \frac{N}{\sigma_x^* + \sigma_y^*} \right)^2$$



[C.Hensel]

layer 1: 0.05 hits / mm<sup>2</sup> / BX

## bunch structure:




5Hz repetition rate

occupancy: 20% (readout once !!)


R/O: **50μs** (20x per bunch train)

# ILC Vertex Detector (LDC)



- 5 layers, r: **15mm** ... 60mm
- pixel size: **20-30 μm**, spatial resolution of a few μm
- module: ~ 13 x 100 mm<sup>2</sup>, 22 x 250 mm<sup>2</sup>
- overall ~ 1GPixel
- thin sensors d=50μm: **0.1% X<sub>0</sub> per layer**
- low power consumption (simple gas cooling)
- radiation tolerance: 200 kRad (5 years)

## Impact Parameter Resolution ( $d_o$ )



$$\sigma = \sqrt{a^2 + \left( \frac{b}{p \sin^2 \theta} \right)^2}$$

$a < 5 \mu\text{m}$  (point precision)

$b < 10 \mu\text{m}$  (multiple scattering)

$\langle p \rangle = 1 \dots 2 \text{ GeV}$

$b : 300 \mu\text{m}$


$c, \tau : 75 \mu\text{m}$

### Technologies:

- **CCDs / ISIS**
- **MAPS/CMOS**
- **DEPFET**


# DEPFET principle of operation

## principle



- FET-Transistor integrated in pixel (first amplification)
- charge **generation** in whole substrate (d=50μm, **ENC=100e<sup>-</sup>**: S/N > 40)
- charge **collection** due to electric field
- figure of merit: internal gain ( $g_q = \Delta I_D / \Delta q$ )

## potential distribution:




[TeSCA-Simulation]

# DEPFET Fabrication

design, fabrication and testing  
of DEPFETs at the **HLL MPI Munich**:

- 800m<sup>2</sup> clean room (class 1),
- 6" process line,
- min. feature size 1.5 $\mu$ m

HLL located at the Siemens plant  
in Neu-Perlach (founded 1992)



direct wafer writer (UV laser):





# DEPFET Applications

XEUS pixels on same PXD4 wafer run as ILC



imaging spectroscopy  
Xray astronomy

7.68 x 7.68 cm<sup>2</sup>  
1024 x 1024 pixels  
1 MPix  
75 μm  
300 ... 500 μm

**< 4 el. ENC**

1.2 ms  
2.5 μs

## ILC

particle tracking  
HEP

1.3 x 10 cm<sup>2</sup> (x 8)  
520 x 4000 pixels (x 8)



1GPix

**25 μm**

**50 μm**

~100 el. ENC

**50 μs / frame**  
**50 ns / line**






energy resolution:  
126 eV FWHM @ Fe<sup>55</sup> - k<sub>α</sub> line  
corresponding to **4.9 e<sup>-</sup> ENC**

# sensor production for the ILC

**fabricated:** matrices with up to 128x64 pixel, 450 $\mu$ m thick

linear double pixel structures (22x36  $\mu$ m<sup>2</sup> pixels) (high density layout)




also: clear gate

- **new production** started recently 03/2006:
- matrices up to 512x512 pixel
- full ILC length column & row test structures

special **clear gate**  
to support clear operation




# DEPFET clear operation



- remove charge via „clear“ contact
- remove all charge → complete clear  
no „reset-noise“, needed at the ILC



# DEPFET clear operation (details)

- '**clear gate**' to lower the clear barrier  
Clocked and **static** operation possible
- deep **high-E** n-implantation in some devices  
to lower clear voltages




**perpendicular to channel**

**along the channel**




# clear efficiency

- Measurements on mini matrix devices
- 'noise' becomes minimal if clearing is complete!



- complete clear achieved with **static clear gate!**
- required voltages small (5 – 7 V) – important for future SWITCHER!
- clear (gate) operation does not decrease after irradiation (1MRad)

Complete clear in only 10 ns:




- various designs (high-E, no high-E)
- geometries (length of clear gate)
- operating conditions (static or clocked clear gate)

[C.Sandow, Bonn]

# radiation tolerance: sensor


irradiation up to 1MRad using  $^{60}\text{Co}$

## single pixel spectrum



from iron-peak: **ENC ~ 15 e<sup>-</sup>**  
(comparable with preirrad. structures)

## shift of threshold voltage of MOSFETs (oxide thickness ~200nm)




- **shift:** - 4...- 6 V
- saturation after 200 kRad


[L.Andricek, MPI Munich]

# matrix operation

- low power consumption,
  - low multiple scattering
- but line rate:  
 $\geq 20\text{MHz}$




# ILC - DEPFET module (L1)






# Producing thin DEPFETs




## wafer bonding:



[L.Andricek, MPI Munich]


# ILC DEPFET-System



[H.Krüger, Bonn]



# steering chip SWITCHER



2x64 outputs


Pads for  
daisy chain

control  
inputs

- functionality proven ✓
- **RAM & sequencer (digital) tested up to 80 MHz**
- power consumption ~ **1mW / channel** @ 30MHz

## Features:


- **produced 1/2003**
- **2 x 64 channels ('A' and 'B')**
- switches up to 25 Volts
- **ground levels arbitrary**
- internal sequencer (**flexible pattern**)
- **daisy chaining of several chips for modules possible**
- **0.8  $\mu\text{m}$  AMS HV – technology**
- radiation tolerance may be problematic!



Switching 20V @ 30MHz


[I.Peric, Mannheim]

# SWITCHER: speed




>50% Layout size !

[I.Peric, Mannheim]



nmos (Vlow):



typical value: **< 200 Ω**


$$C_{row} = 15\text{pF}$$

$$\rightarrow \tau = 3\text{ns}$$

**( fast steering ! )**

# DEPFET readout: drain vs source

## source (follower) R/O




- constant bias current  $I_B$  provided
- charge in internal gate translates into source voltage node change

$$\tau = 2.2 \times \frac{C_L (1 + C_{gs}/C_{gd})}{g_m} \approx \mu\text{s}$$

**no option for ILC**

## drain R/O



voltage is "kept constant"


- keep  $V_{DS}$  constant, measure  $I_{Drain}$  directly
- fast response: limited by RC time of  $R_{in}$  (CURO) and  $C_L$

**→ few ns @  $C_L = 40\text{pF}$**

# readout mode @ ILC

ILC: no „trigger“ → hit detection / 0-suppression in readout chip

„nützlich“



advantage:

- 0-suppression while **processing one row**
- **fast CDS** (suppresses 1/f noise)


needed: - complete „clear“ (demonstrated !)



# overview: CURO-Architecture


## CURO – **C**urrent **R**ead**O**ut

- current based readout  
→ **low input impedance by regulated cascode**
- **pedestal + signal** is stored in **current memory cell**
- **pedestal current** is subtracted at input node **after reset** (fast CDS)
- **signal current** buffered (alternating) in **2 cells**  
→ hit-identification, **FIFO storage**
- FIFOs **digital part** is scanned by **HIT-Finder**
- Hit-Finder finds up to 2 hits per cycle:
  - **analog currents** to outA, outB
  - **digital hit position** stored in HIT-RAM



# CURO I (testchip)

- TSMC 0.25 $\mu$ m
- 5metal layer
- contains all building blocks of CURO-Architecture
- radiation tolerant layout rules with annular nmos
- 05/2002



**r/o concept proven !**


# CURO II

- TSMC 0.25 $\mu$ m
- 5 metal layer
- 4.5 x 4.5 mm<sup>2</sup>
- 11/2003

**pads** (communication):  
fast signals: LVDS

**digital part:**

Hit-Finder,  
RAM, FIFO



**steering unit:**

~ 20 steering signals

12x **8bit DACs**

Biasing, test currents,  
thresholds


**128 input channel**

(DEPFET - Matrix)



**analog part:**

current memory cells,  
comparator

# input cascode



control dynamic behavior  
(pole-zero cancellation)



cascode compensates load capacitance

$$V_{gr} = \frac{g_{m2}}{2\pi C_L} \quad \text{higher } g_m \text{ by higher } I_{Bias} \rightarrow \text{speed vs. power}$$

present-matrices : 7.5pF; final ILC-matrices:  $\approx 40\text{pF}$  !!


CUROIIb: power down feature

$I_{Bias} = 1\mu\text{A}$  static operation  $\rightarrow$  **fix input potential**

**$500\mu\text{A} \rightarrow$  high speed operation**

# current memory cell (principle)

## store current ??



[Hughes/Toumazou]

(use of cascode techniques !)

charge: input (S1) and sample-switch (S2) closed  
→ charge **gate-capacitance** of M1


sample: open input (S1) and sample-switch (S2)  
→ voltage at capacitance „same“  
→ **current „same“**

transfer: close output-switch (S3)  
(right after “sampling”)  
→  **$I_{out} = - I_{in}$  at output node**

# current memory cell (advantages)



advantages:

- high dynamic range (with reduced supply voltage)
- precise current subtraction easy
- drivers not needed



[Hughes/Toumazou]



(use of cascode techniques !)






# noise vs. time response

## noise contribution



- $g_m$  small,  $C_g$  large,  $C_{BUS}$  minor importance

## time response




- **switch optimizes time response**
- noise vs. bandwidth
- minimize bus capacitance


$$\tau = \frac{C_G + C_{BUS}}{g_m}$$

# two stage sampling cell

schematic:



layout:



(+) improves linearity

(non-linearity due to charge injection)

(-) more complex steering ! (all signals generated „on-chip“)


different designs:

**coarse stage:** fast, noise does not contribute

**fine stage:** „slower“, optimized for noise

**calculated noise: ~ 25nA, bandwidth: 50MHz**

coarse sampling:



# Linearity + Pedestal Subtraction

all analog measurements @ 24MHz line rate (sampling with 48MHz)


- linearity:

transfer gain:

$1.00 \pm 0.01$

INL = 2,3 %

(Integral Non Linearity)





- pedestal subtraction:

e.g.

**5  $\mu\text{A}$**  (10%)

pedestal dispersion

→ **75 nA** after pedestal subtraction




# Noise & Dispersion

- noise:

DEPFET r/o  
with CURO:

**ENC ~ 90e<sup>-</sup>**




( $g_q = 500 \text{ pA/e}^-$ )



- Dispersion:


$\sigma \sim 35 \text{ nA}$

after calibration  
dispersion < noise



# fast 0 - suppression

Hit-Finder:



[P.Fischer]

## parallel tree architecture


- finds up to 2 hits per clock cycle
- propagation delay:  

$${}_2\log(\#\text{channels}) = 7 \text{ only !}$$


## serial hit finding

- clock > 2 GHz needed
- „aggressive“ even with 0.09  $\mu\text{m}$  !

## leaf („lower“ part)




# Hit-Finder: Layout



# CURO II measurements (cont'd)


## digital tests:



expected mean rate (1. layer):  
1-2 hits @ 20MHz

**works fine up to: 110MHz**



## total power consumption:



- 250W for whole vtx-d (continuous operation)  
bunch structure 1 :199
- **pulsed mode (1:30) ~ 10W**







# System Measurements






# CMOS matrix

Hybrid with CMOS-Imager Matrix in AMS 0.35 $\mu$ m



# zero suppressed r/o (CMOS matrix)

Hybrid with CMOS-Imager Matrix in AMS 0.35 $\mu$ m





full analog frame

lightspot of a desk lamp




zero suppressed analog readout



zero suppressed matrix r/o works  
next CURO: neighbor logic

[R.Kohrs, Bonn]

# ILC DEPFET-System in the lab





irradiation with  $^{55}\text{Fe}$   
(6 keV  $\gamma$ , 1700  $e^-$ )



system performance:

- **speed:** line rate  $\sim 2$  MHz
- **noise:** 220  $e^-$  (from noise peak)



**Integral-Non-Linearity = 0.75% for 8500 $e^-$**

# noise contributions: system

- Sensor
    - (shot noise)  $8e^-$  ( $50\mu s$ ),  $45e^-$  (current r/o)
    - (1/f noise)  $1.6e^-$  (after CDS)
    - (thermal noise)  $26e^-$  (after CDS)
  - SWITCHER (kT/C)  $0.92nA$   $3.3e^-$
  - CURO (sampling)  $45nA$   **$160e^-$**
  - External transamp.  $26.5nA$   **$94e^-$**
- total:  **$\sim 190e^-$**  (measured  **$\sim 220e^-$** ) ...



## noise after CDS

$$\langle \text{ENC}_{1/f}^2 \rangle = a_{1/f} \frac{g_m^2}{g_q^2} \cdot 2 \int_0^\infty \frac{1 - \cos(2\pi\nu_c\tau \cdot x)}{x(1+x^2)} dx$$

$x = \nu/\nu_c$

$$\langle \text{ENC}_{th}^2 \rangle = 4kT \frac{2}{3} \frac{g_m}{g_q^2} \nu_c \pi (1 - e^{-2\pi\nu_c\tau})$$

switching noise:



# scaling potential of the DEPFET

influence of internal amplification:


$$S/N \sim g_q$$

(when noise is dominated  
by readout chain)






noise improvement:

- ILC operation lower than room temperature
- redesign of CURO
- new DEPFET sensors (higher  $g_q$ )

→ **ENC = 100 e<sup>-</sup> achievable**



# Test Beam Results



- Beam T24 @ DESY, Electrons @ 6 GeV
- Reference telescope: 4 Si-strip planes

- noise ~ 16 ADU
- **S/N ~110 (450 $\mu$ m sensors !)**
- position resolution:  
CERN test beam in August 2006

[J.J. Velthuis, Bonn]



# summary

- **DEPFET pixel based vtx-d presented**

- features: high S/N due to fully depleted bulk
- present production ( $\sim 30 \times 30 \mu\text{m}^2$  pixels, matrices: 128x64 pixels, 450 $\mu\text{m}$  thick)
- clear, radiation tolerance demonstrated, thinning concept established

- **Readout ASIC (CURO) using current mode techniques:**

- pedestal subtraction, fast CDS, on chip hit-detection and 0-suppression

- **CURO II performance:**

- noise:  $< 45 \text{nA} \rightarrow \sim 160 e^-$  ( $g_q = 280 \text{pA}/e^-$ ) /  $90 e^-$  ( $g_q = 500 \text{pA}/e^- \cong$  design value)
- analog speed: **24 MHz line rate** (48MSPS) , sufficient for ILC !
- hit-identification and **0-suppression** :  $> 100 \text{MHz}$  , sufficient for ILC !

- **ILC-DEPFET-System:**

- operated at  $\approx 2 \text{MHz}$  line rate, noise:  $220 e^-$
- 6GeV  $e^-$  test beam at DESY: S/N  $\sim 110$  (450 $\mu\text{m}$  sensors)



# outlook

## System:

- increase system **speed** (2MHz → 20MHz !!)
- reduce **noise** (190e<sup>-</sup> possible, next system should achieve <100e<sup>-</sup> )
- beam test @ **CERN** -> spatial resolution and establish pixel telescope

## CURO IIb:

- on-chip **common mode computation/correction** (easy with currents)
- cluster logic (keeping at least the closest neighbor)
- improve **input cascode** (readout larger matrices)
- implement (fast) **power down feature** (pulsed mode configuration)
- on chip **ADC** (IP from nordic semiconductor)

## New sensors:

- 512x512 matrices, 25x25μm<sup>2</sup>
- production of **thin DEPFETs** (longer time scale)



# references


## References

- CURO / System: „Design of a current based readout chip and development of a DEPFET pixel prototype system for the ILC vertex detector“, PhD thesis, M.Trimpl, [http://hss.ulb.uni-bonn.de/diss\\_online](http://hss.ulb.uni-bonn.de/diss_online)
- Thinning: „Processing of ultra thin silicon sensors for future linear collider experiments“, L.Andricek et al., IEEE TNS (51), No3, pp.1117-1120
- Sensor: „Design and Technology of DEPFET Pixel Sensors for Linear Collider Applicatons“, R.H.Richter, NIM A511, pp.250-256
- Rad Tolerance: „The MOS-type DEPFET Pixel Sensor for the ILC Environment“, L.Andircek et al., Pixel 2005, submitted to NIM (A)


# Potential during collection - 3D Poisson equation (Poseidon)

(50 $\mu\text{m}$  thick Si,  $N_B=10^{13}\text{cm}^{-3}$ ,  $V_{\text{Back}}=-20\text{V}$ )






Along the channel




Perpendicular to the channel



# Multiple Scattering

- During passage through matter Coulomb scattering on nuclei  $\Rightarrow$  deviation from original track




- Deflect  $\theta_0 = \frac{13.6 \text{ MeV}}{\beta c p} z \sqrt{x / X_0} [1 + 0.038 \ln(x / X_0)]$

# Uncertainty in predicted position

$$\sigma_{tot}^2 = \sigma_{DEPFET}^2 + \sigma_{intrinsic\ telescope}^2 + \sigma_{multiple\ scattering}^2$$

- Remember:  $\sigma_{MS}^2 \sim 1/E_{tot}^2$
- Using these scans both errors can be estimated and corrected for assuming:
  - Resolution proportional to pitch
  - Telescope performance equal in X and Y
- Note:
  - August: error MS + intr=8-9 $\mu\text{m}$
  - January: error MS + intr $\approx$ 6.2 $\mu\text{m}$
  - (Daniel: 6.94 $\mu\text{m}$ )





# Position resolutions

Hybrid	$X_{\text{CoG}}^{\text{corr}}$	$Y_{\text{CoG}}^{\text{corr}}$	$X_{\eta}^{\text{corr}}$	$Y_{\eta}^{\text{corr}}$
2A	6.2	3.0	5.3	3.2
1A	5.8	4.2	5.2	4.0
1B	5.8	5.1	5.5	5.1
Mun1	7.5	4.9	6.6	4.6
GCG	6.2	3.8	5.2	4.6

- Note that these values are estimated. Expected to be better. However, subtracting 6.2 or 6.9 make huge difference.
- $\eta$ -distributions in Y asymmetric, magnitude depending on seed odd or even

# Estimated Power Dissipation

- For  $V_{\text{Drain}} = 5\text{V}$  and  $I_{\text{Drain}} = 100\mu\text{A}$  (conservative values):  $P_{\text{DEPFET}} = 0.5\text{mW}$  per *active* device
- **Layer1** (8 Modules x 2 sides x 512 = 8192 pixels), duty cycle = 1/200 (idealistic case):
  - Sensor: only active pixels dissipate power  $\Rightarrow 8192 \times 0.5\text{mW} / 200 = \mathbf{20\text{ mW}}$
  - SWITCHER: 6.3mW per active channel at 50MHz (measured)  
 $\Rightarrow 16 \times 6.3\text{mW} / 200 = \mathbf{0.5\text{ mW}}$
  - CURO: 5 mW / channel (extrapolated)  $\Rightarrow 8192 \times 2.8\text{mW} / 200 = \mathbf{220\text{ mW}}$
  - Sum: ~ 240 mW**
- Scaling up from 18.7 Mpixels (L1) to ~493 Mpixels for **5 layers** gives: **Total:~6.3 W**
- **Note:** Largest dissipation (CUROs) is outside active area where cooling is less problematic!
- This calculation assumes that all chips can be switched into a stand-by mode with ~zero power dissipation between bunch trains. This feature must be included in future chip versions.
- given a safety margin **total power still < 10W**