# DEPFET pixels for the ILC vertex detector

### M.Trimpl

DEPFET - collaboration:

MPI/MPE Munich

L.Andricek, P.Lechner, H.G. Moser, R.H.Richter, L.Strüder, G.Lutz, J.Treis

U Mannheim

P.Fischer, F.Giesen, C.Kreidel, I.Peric

U Bonn

M.Koch, R.Kohrs, H.Krüger, P.Lodomez, L.Reuen, C.Sandow, M.Trimpl, E.v.Törne, J.J.Velthuis, N.Wermes

**U** Prague

Z.Doležal, P Kodyš, D.Scheirich

U Aachen

L.Feld, W.Karpinski, K.Klein

# outline

• Introduction: ILC project, vtx-d and requirements

### • DEPFET technology:

principle, present production and thinning approach

- Sensor characterization: clear, rad. tolerance
- **Overview**: ILC DEPFET-System
- R/O electronics (CURO- FE):

architecture, circuit realization and results

- Results with present system (lab, beam test)
- Summary and Outlook



## Activities in the SILAB



Fermilab, 17.07.2006

SILAB

## International Linear Collider



Fermilab, 17.07.2006



### • superconducting accelerating cavities ( >25MV/m ):





## Beamstrahlung (e<sup>+</sup>e<sup>-</sup> Pairs)



$$\delta_{BS} = \frac{\Delta E}{E} \propto \frac{E_{cm}}{\sigma_z} \left(\frac{N}{\sigma_x^* + \sigma_y^*}\right)^2$$



layer 1: 0.05 hits / mm<sup>2</sup> / BX

### bunch structure:



occupancy: 20% (readout once !!) R/O: 50µs (20x per bunch train)

SLAB

## ILC Vertex Detector (LDC)



- 5 layers, r: 15mm ... 60mm
- pixel size: 20-30  $\mu m$ , spatial resolution of a few  $\mu m$
- module: ~ 13 x 100 mm<sup>2</sup>, 22 x 250 mm<sup>2</sup>
- overall ~ 1GPixel
- thin sensors  $d=50\mu m$ : 0.1%  $X_0$  per layer
- low power consumption (simple gas cooling)
- radiation tolerance: 200 kRad (5 years)

Impact Parameter Resolution (d<sub>o</sub>)



SI

# DEPFET principle of operation

### **principle**



- FET-Transistor integrated in pixel (first amplification)
- charge generation in whole substrate (d=50µm, ENC=100e<sup>-</sup>: S/N > 40)
- charge collection due to electric field
- figure of merit: internal gain ( $g_q = \Delta I_D / \Delta q$ )

#### potential distribution:





# **DEPFET** Fabrication

design, fabrication and testing of DEPFETs at the **HLL MPI Munich**:

- 800m<sup>2</sup> clean room (class 1),
- 6" process line,
- min. feature size 1.5µm

HLL located at the Siemens plant in Neu-Perlach (founded 1992)





direct wafer writer (UV laser):







# **DEPFET** Applications





imaging spectroscopy Xray astronomy

> 7.68 x 7.68 cm<sup>2</sup> 1024 x 1024 pixels 1 MPix

> > 75 µm

300 ... 500 µm



ILC

particle tracking **HEP** 

 $1.3 \times 10 \text{ cm}^2 (\times 8)$ 520 x 4000 pixels (x 8) 1GPix







126 eV FWHM @ Fe<sup>55</sup> - k<sub>α</sub> line corresponding to **4.9 e<sup>-</sup> ENC** 



## sensor production for the ILC

fabricated: matrices with up to 128x64 pixel, 450µm thick

linear double pixel structures (22x36 µm<sup>2</sup> pixels) (high density layout)





- new production started recently 03/2006:
- matrices up to 512x512 pixel
- full ILC length column & row test structures

special **clear gate** to support clear operation

SI

LAB

# DEPFET clear operation





# DEPFET clear operation (details)



# clear efficiency

- Measurements on mini matrix devices
- 'noise' becomes minimal if clearing is complete!



- complete clear achieved with static clear gate!
- required voltages small (5 7 V) important for future SWITCHER!
- clear (gate) operation does not decrease after irradiation (1MRad)



- various designs (high-E, no high-E)
- geometries (length of clear gate)
- operating conditions (static or clocked clear gate)

#### [C.Sandow, Bonn]



## radiation tolerance: sensor

### irradiation up to 1MRad using <sup>60</sup>Co

#### single pixel spectrum

#### shift of threshold voltage of MOSFETs

(oxide thickness ~200nm)



[L.Andricek, MPI Munich]



## matrix operation



**SI**LAB

# ILC - DEPFET module (L1)



## Producing thin DEPFETs



#### wafer bonding:





[L.Andricek, MPI Munich]



# ILC DEPFET-System



# steering chip SWITCHER



- functionality proven
- RAM & sequencer (digital) tested up to 80 MHz
- power consumption ~ 1 mW / channel @ 30 MHz

### Features:

- produced 1/2003
- 2 x 64 channels ('A' and 'B')
- switches up to 25 Volts
- ground levels arbitrary
- internal sequencer (flexible pattern)
- daisy chaining of several chips for modules possible
- $\bullet$  0.8  $\mu m$  AMS HV technology
- radiation tolerance may be problematic!





## SWITCHER: speed





## DEPFET readout: drain vs source

### source (follower) R/O



- constant bias current I<sub>B</sub> provided
- charge in internal gate translates into source voltage node change

$$\tau = 2.2 \text{ x} \frac{C_{L} (1 + C_{gs}/C_{gd})}{g_{m}} \approx \mu \text{s}$$

### no option for ILC





- keep V<sub>DS</sub> constant, measure I<sub>Drain</sub> directly
- fast response: limited by RC time of R<sub>in</sub> (CURO) and C<sub>L</sub>

### $\rightarrow$ few ns @ C<sub>L</sub> =40pF



## readout mode @ ILC

### ILC: no "trigger" $\rightarrow$ hit detection / 0-suppression in readout chip



#### advantage:

- 0-suppression while processing one row
- fast CDS (suppresses 1/f noise)
- needed: complete "clear" (demonstrated !)



## overview: CURO-Architecture

CURO – CUrrent ReadOut

- current based readout
  - $\rightarrow$  low input impedance by regulated cascode
- pedestal + signal is stored in current memory cell
- pedestal current is subtracted at input node after reset (fast CDS)
- signal current buffered (alternating) in 2 cells
  → hit-identification, FIFO storage
- FIFOs digital part is scanned by HIT-Finder
- Hit-Finder finds up to 2 hits per cycle:
  - analog currents to outA, outB
  - digital hit position stored in HIT-RAM





## CURO I (testchip)

- TSMC 0.25µm
- 5metal layer
- contains all building blocks of CURO-Architecture
- radiation tolerant layout rules with annular nmos
- 05/2002



**4 mm** 

### r/o concept proven !



## CURO II





## input cascode



## current memory cell (principle)

### store current ??



[Hughes/Toumazou]

(use of cascode techniques !)



## current memory cell (advantages)



advantages:

- high dynamic range (with reduced supply voltage)
- precise current subtraction easy
- drivers not needed



[Hughes/Toumazou]

(use of cascode techniques !)



## noise vs. time response



SI

LAB

# two stage sampling cell



### (+) improves linearity









#### calculated noise: ~ 25nA, bandwidth: 50MHz

Fermilab, 17.07.2006



25 µm

## Linearity + Pedestal Subtraction

all analog measurements @ 24MHz line rate (sampling with 48MHz) • linearity: gain : 1.0005 10 offset : -1.67 µA ntegral non-linearity [µA] transfer gain: (hped + Isig) or Iped non-lin. : 0.287µA 8 **ANALOG - Channel** 1.00 + 0.01cascode l<sub>out</sub> [µA] current INL = 2.3 %buffer A sig sig current (Integral Non Linearity) compare 2 current -02 buffer B storage: ped + Isig 04 12 2 6 8 10 1/0 Ι<sub>in</sub> [μΑ] analog FIFO **Mixed Signal FIFO** cells • pedestal 5,6 subtraction: slope = 1.53% 5,4 Output MUX e.g. l<sub>out</sub> [µA] 5,2 5µA (10%) 5,0 **Hit-Finder** pedestal dispersion → **75nA** after 4,8 pedestal subtraction **HIT-RAM** 4,6 hit-address 60 70 80 30 40 50 I<sub>ped</sub> [μA] **DIGITAL - Part** serial-out - 31 -Marcel Trimpl, University of Bonn SILAB Fermilab, 17.07.2006

## Noise & Dispersion



## fast 0 - suppression

#### Hit-Finder:



### parallel tree architecture

- finds up to 2 hits per clock cycle
- propagation delay:

<sub>2</sub>log(#channels) = 7 only !

### serial hit finding

- clock > 2 GHz needed
- "aggressive" even with 0.09 µm !





## Hit-Finder: Layout





## CURO II measurements (cont'd)

#### digital tests:



## works fine up to: 110MHz

#### total power consumption:



→ 250W for whole vtx-d (continuous operation) bunch structure 1 :199

 $\rightarrow$  pulsed mode (1:30) ~ 10W



## System Measurements



## **CMOS** matrix



## zero suppressed r/o (CMOS matrix)

### Hybrid with CMOS-Imager Matrix in AMS 0.35µm





#### zero suppressed analog readout



zero suppressed matrix r/o works next CURO: neighbor logic

[R.Kohrs, Bonn]



## ILC DEPFET-System in the lab



irradiation with <sup>55</sup>Fe (6keV γ, 1700 e<sup>-</sup>)

system performance:

- speed: line rate ~2 MHz
- **noise:** 220 e<sup>-</sup> (from noise peak)







## noise contributions: system

 Sensor (shot noise) (1/f noise) 1.6e<sup>-</sup> (after CDS) (thermal noise) 26e<sup>-</sup> (after CDS) SWITCHER (kT/C) 0.92nA 3.3e<sup>-</sup> CURO (sampling) **160e**<sup>-</sup> 45nA • External transamp. 26.5nA 94e<sup>-</sup>

### total: ~190e<sup>-</sup> (measured ~220e<sup>-</sup>) ...



8e<sup>-</sup> (50µs), 45e<sup>-</sup> (current r/o)

noise after CDS  $\langle \text{ENC}_{1/\text{f}}^2 \rangle = a_{1/\text{f}} \frac{g_{\text{m}}^2}{g_{\text{q}}^2} \cdot 2 \int_0^\infty \frac{1 - \cos(2\pi\nu_c\tau \cdot x)}{x (1 + x^2)} dx$  $\left\langle \text{ENC}_{\text{th}}^2 \right\rangle = 4kT \frac{2}{3} \frac{g_{\text{m}}}{q_{\text{c}}^2} \nu_{\text{c}} \pi \left( 1 - e^{-2\pi\nu_{\text{c}}\tau} \right)$ 



SILAB

# scaling potential of the DEPFET





## Test Beam Results

Efficiency



- Beam T24 @ DESY, Electrons @ 6 GeV
- Reference telescope: 4 Si-strip planes
  - noise ~ 16 ADU
  - S/N ~110 (450µm sensors !)
  - position resolution: CERN test beam in August 2006





ᅇ

### summary

### DEPFET pixel based vtx-d presented

- features: high S/N due to fully depleted bulk
- present production (~30x30µm<sup>2</sup> pixels, matrices: 128x64 pixels, 450µm thick)
- clear, radiation tolerance demonstrated, thinning concept established

### • Readout ASIC (CURO) using current mode techniques:

- pedestal subtraction, fast CDS, on chip hit-detection and 0-suppression

### CURO II performance:

- noise: <  $45nA \rightarrow \sim 160 e^{-} (g_q = 280pA/e^{-}) / 90e^{-} (g_q = 500pA/e^{-} \cong design value)$
- analog speed: 24 MHz line rate (48MSPS) , sufficient for ILC !
- hit-identification and O-suppression : > 100MHz , sufficient for ILC !

### • ILC-DEPFET-System:

- operated at  $\approx$  2MHz line rate, noise: 220e<sup>-</sup>
- 6GeV e<sup>-</sup> test beam at DESY: S/N ~ 110 (450µm sensors)



## outlook

### System:

- increase system **speed** (2MHz  $\rightarrow$  20MHz !!)
- reduce **noise** (190e<sup>-</sup> possible, next system should achieve <100e<sup>-</sup>)
- beam test @ CERN -> spatial resolution and establish pixel telescope

### **CURO IIb:**

- on-chip common mode computation/correction (easy with currents)
- cluster logic (keeping at least the closest neighbor)
- improve input cascode (readout larger matrices)
- implement (fast) power down feature (pulsed mode configuration)
- on chip **ADC** (IP from nordic semiconductor)

### New sensors:

- 512x512 matrices, 25x25µm<sup>2</sup>
- production of thin DEPFETs (longer time scale)



## references

References	
CURO / System:	",Design of a current based readout chip and development of a DEPFET pixel prototype system for the ILC vertex detector", PhD thesis, M.Trimpl, http://hss.ulb.uni-bonn.de/diss_online
Thinning:	", Processing of ultra thin silicon sensors for future linear collider experiments", L.Andricek et al., IEEE TNS (51), No3, pp.1117-1120
Sensor:	"Design and Technology of DEPFET Pixel Sensors for Linear Collider Applicatons", R.H.Richter, NIM A511, pp.250-256
Rad Tolerance:	", The MOS-type DEPFET Pixel Sensor for the ILC Environment", L.Andircek et al., Pixel 2005, submitted to NIM (A)



### Potential during collection - 3D Poisson equation (Poseidon) (50 $\mu$ m thick Si, N<sub>B</sub>=10<sup>13</sup>cm<sup>-3</sup>, V<sub>Back</sub>=-20V)



SLAB









# Multiple Scattering

• During passage through matter Coulomb scattering on nuclei⇒deviation from original track





## Uncertainty in predicted position

 $\sigma_{tot}^2 = \sigma_{DEPFET}^2 + \sigma_{intrinsic\ telescope}^2 + \sigma_{multiple\ scattering}^2$ 

- Remember:  $\sigma_{MS}^2 \sim 1/E_{tot}^2$
- Using these scans both errors can be estimated and corrected for assuming:
  - Resolution proportional to pitch
  - Telescope performance equal in X and Y
- Note:
  - August: error MS + intr= $8-9\mu m$
  - January: error MS + intr $\approx 6.2 \mu$ m
  - (Daniel: 6.94µm)



SI

# Position resolutions

Hybrid	$X_{CoC}$ corr	$Y_{CoG}$ corr	$X_n^{corr}$	$Y_n^{corr}$
2A	6.2	3.0	5.3	3.2
1A	5.8	4.2	5.2	4.0
1B	5.8	5.1	5.5	5.1
Mun1	7.5	4.9	6.6	4.6
GCG	6.2	3.8	5.2	4.6

- Note that these values are estimated. Expected to be better. However, subtracting 6.2 or 6.9 make huge difference.
- η-distributions in Y asymmetric, magnitude depending on seed odd or even



## **Estimated Power Dissipation**

• For  $V_{\text{Drain}} = 5V$  and  $I_{\text{Drain}} = 100 \mu A$  (conservative values):  $P_{\text{DEPFET}} = 0.5 \text{mW}$  per *active* device

• Layer1 (8 Modules x 2 sides x 512 = 8192 pixels), duty cycle = 1/200 (idealistic case): Sensor: only active pixels dissipate power  $\Rightarrow 8192 \times 0.5 \text{mW} / 200 = 20 \text{ mW}$ SWITCHER: 6.3 mW per active channel at 50MHz (measured)  $\Rightarrow 16 \times 6.3 \text{mW} / 200 = 0.5 \text{ mW}$ 

CURO: 5 mW / channel (extrapolated)

 $\Rightarrow 8192 \times 2.8 \text{mW} / 200 = 220 \text{ mW}$ Sum: ~ 240 mW

• Scaling up from 18.7 Mpixels (L1) to ~493 Mpixels for **5 layers** gives: **Total:~6.3 W** 

- Note: Largest dissipation (CUROs) is outside active area where cooling is less problematic!
- This calculation assumes that all chips can be switched into a stand-by mode with ~zero power dissipation between bunch trains. This feature must be included in future chip versions.
- given a safety margin **total power still < 10W**

