



# PERFORMANCE

Facilitators

**Adolfy Hoisie**

Committee members: A. Hoisie, C. Iancu, J. Vetter

Technical Committee Report  
to the Hybrid Multicore Consortium

First HMC Roadmap Workshop  
January 19-22, San Francisco



# BREAKOUT PARTICIPANTS

- AdolphyHoisie LANL [hoisie@lanl.gov](mailto:hoisie@lanl.gov)
- Osni Marques DOE [oamarques@ascr.doe.gov](mailto:oamarques@ascr.doe.gov)
- Sudhakar Yalamanchilei GIT [sudha@ece.gatech.edu](mailto:sudha@ece.gatech.edu)
- Jeffrey Vetter ORNL/GT [vetter@computer.org](mailto:vetter@computer.org)
- Nick Wright LBNL [nwright@lbl.gov](mailto:nwright@lbl.gov)
- Roger Golliver Intel [roger.a.golliver@intel.com](mailto:roger.a.golliver@intel.com)
- Karen Karavanic PSU [karavan@cs.pdx.edu](mailto:karavan@cs.pdx.edu)
- Costin Iancu LBL [Cciancu@lbl.gov](mailto:Cciancu@lbl.gov)
- Rich Lethin Reservoir [lethin@reservoir.com](mailto:lethin@reservoir.com)
- Doug Doerfler Sandia [dwdoerf@sandia.gov](mailto:dwdoerf@sandia.gov)
- Subhash Saini NASA [subhash.saini@nasa.gov](mailto:subhash.saini@nasa.gov)
- AGK [agk@multicorewareinc.com](mailto:agk@multicorewareinc.com)



# CHARGE TO BREAKOUT SESSIONS

- Goal of Roadmap:
  - Identify technologies that need to be developed to make next generation, large-scale, accelerator-based systems “production ready”
  - Provide community input needed to prioritize and support activities
- Focus is near term, while keeping an eye toward to long term (avoid box canyons)
- Work with the other TCs to support the overall co-design of applications, architectures, programming, and performance and to build ties with and provide feedback to vendors.
- Develop strategies for early and broader access to these accelerator-based or future hybrid multicore systems.



# SUMMARY OF TC

- Areas of interest to this TC
  - Tools
  - Modeling
  - Code optimization
- Relation to other TCs
  - Architecture
  - Programming models
  - Apps

*Performance is at the boundaries of all these areas, and spans the lifecycle/spectrum from R&D to design to implementation to optimization*



# PERFORMANCE AND ANALYSIS TOPICS

- Monitoring, observation and Analysis Tools for systems and applications
  - Memory, node, interconnect, apps
- Code optimization
  - Autotuning, compilation
- Predictive modeling
  - Optimal application-architecture mapping for hybrid
  - Application/architecture co-design
  - Methodology development (modeling of many flavors, simulation)
  - Dynamic (runtime) model-driven system/application optimization



# GRADING CRITERIA

<b>Urgency</b> How soon is it needed?	<b>Duration</b> How long will it be useful?	<b>Responsive</b> How much will money help?	<b>Applicability</b> How broadly can it be used?	<b>Timeline</b> How soon can we expect it?
<b>Critical</b> Needed now	<b>Long</b> Useful for the foreseeable future	<b>High</b> Funding enables significant progress	<b>Broad</b> Applicable beyond HPC	<b>Immediate</b> Results within 1-2 years
<b>Important</b> Needed within 3 years	<b>Medium</b> Useful for Exascale	<b>Moderate</b> Funding enables progress	<b>HPC</b> Applicable to all of HPC	<b>Soon</b> Results within 2-5 years
<b>Useful</b> Needed after 3 years	<b>Near</b> Only useful for immediate systems	<b>Low</b> Funding has little affect on progress	<b>Narrow</b> Only applicable to immediate systems	<b>Eventually</b> Results after 5 years



# PREDICTIVE MODELING

- Optimal app-arch mapping, app/arch co-design , methodology development, dynamic model-driven sys/app optimization.
- Modeling power, reliability, performance in concert rather than independently
- Power modeling for software
- Methodology development (modeling, simulation)
- “Should I port my code to hybrid? Is it worth it?”
- Representation for hybrid codes – programming. model ;
- Modeling hybrid applications - multiphysics
- Statistical techniques?
- Predict very large scale performance based on small scale measurements
- What is the measure of success for a model? (eg how precise to be useful? don’t always need more than coarse grained answer –“yes, porting is worthwhile”)
- Simulation: interoperability of simulators
- Fault modeling, prediction and detection; reliability modeling; error propagation. Focus on tools for this – what do we need, specific to accelerator based systems? How do accelerators influence reliability?
- Validation methodologies

## Relations to other TCs

- Architecture, runtime SW, programming environment, apps

## Related Projects

- LANL/PAL
- ORNL
- PMAC/SDSC
- LBL/Roofline
- P-Bound (ANL)
- Rice
- Sandia/SST

Urgency	Duration	Responsive	Applicability	Timeline
Critical	Long	High	HPC	Immediate



# INSTRUMENTATION

- Description: performance instrumentation for accelerators
  - Binary / dynamic instrumentation for mixed codes
  - Measuring buses
  - HW (counters) & SW (system, application)
  - Common interface for counters
  - Memory subsystem analysis/diagnosis
  - MPI profile-like feedback at different levels (whole system, node level) about data movement
  - Event tracing (clock; buffer)
- Relations to other TCs
  - **Hooks into architecture and runtime system**

## Related Projects

- **NVIDIA**
- **PGI/TAU**
- **UIUC**
- **MIT**
- **UC Berkeley**

Urgency	Duration	Responsive	Applicability	Timeline
Important	Medium	Moderate	Broad	Soon





# INTEGRATED MEASUREMENTS

- Infrastructure for migrating applications (performance portability)
  - Tool perturbation
  - Power consumption – sensors
  - Diagnosis and attribution of root cause
  - Resource contention and allocation / partitioning
  - Mapping measurements to instructions or source code
  - Performance variation / Noise for heterogeneous systems
  - Comparison-based performance analysis
  - Data management & representation & volume
  - Tool interoperability/composition/frameworks: hierarchy (intra- vs inter-node performance) and heterogeneity
  - Scalability
- Relations to other TCs
    - Hooks into architecture and runtime system
  - Related Projects
    - TAU
    - PGI
    - Dimemas

Urgency	Duration	Responsive	Applicability	Timeline
Important	Medium	High	HPC	Immediate



# TOOLS FOR CODE OPTIMIZATION

- Auto-tuning
- Dynamic Compilation
- “rules of thumb” “lessons learned” “Design Patterns” for hybrid devt, porting decisions (“should I port my code to GPU cluster?”)
- Mixed precision: interactions with dynamic compilation; specifications for precision?
- Implications for correctness debugging – performance debugging interface
- Relations to other TCs
  - **Fill this in**
- Related Projects
  - **Atlas/Magma**
  - **R-stream (Reservoir)**
  - **Ocelot**
  - **Parlab (Berkeley)**
  - **SCOUT**
  - **Rich Vuduc/GTech**

Urgency	Duration	Responsive	Applicability	Timeline
Important	Long	Moderate	Broad	Soon

# BREAKOUT SUMMARY

Topic	Urgency	Duration	Responsive	Applicability	Timeline
Performance Instrumentation	Important	Medium	Moderate	Broad	Soon
Integrated measurements	Important	Medium	High	HPC	Immediate
Tools for code optimization	Important	Long	Moderate	Broad	Soon
Predictive modeling	Critical	Long	High	HPC	Immediate



# NOTES AND RECOMMENDATIONS

- Contact Adolfy Hoisie [hoisie@lanl.gov](mailto:hoisie@lanl.gov) with any comments/recommendations

