

# Field-Programmable Gate Array Research Speeds HPC “up to 100X”

Presented by

**Olaf O. Storaasli**

Future Technologies Group  
Computer Science and Mathematics Division



## Why HPC vendors offer FPGAs

 Virtex4 FPGA blades “accelerate mission-critical applications > 100X.”






  
THE SUPERCOMPUTER COMPANY

Steve Scott, CTO HPCWire 24/3/2006




*“After exhaustive analysis, Cray concluded that, although multi-core commodity processors will deliver some improvement, exploiting parallelism through a variety of processor technologies using scalar, vector, multithreading and **hardware accelerators** (e.g., **FPGAs** or ClearSpeed co-processors) creates the **greatest opportunity** for application acceleration.”*

**ORNL benefit: Exceed petaflops and reduce power**

## Contents

- Background: Why FPGAs?
- ORNL success: FPGA systems, tools and up to 100X speedup
- Partners:  XILINX<sup>®</sup> Research Lab, , SRC,  
 mitrion , , 

# What's an FPGA? Your "custom chip"






FPGA Logic slice

## Xilinx Virtex4 FPGA: 25K slices (miniCPUs)

- Logic array: user-tailored to application
- On-chip RAM, multipliers and PowerPCs
- Gigabit transceivers/DSP blocks => FastIO/precision
- 100–1000 operations/clock cycle


# Why FPGAs?

- **Performance**—optimal silicon use (maximize parallel ops/cycle)
- **Rapid growth**—cells, speed, I/O
- **Power**—1/10th CPUs
- **Flexible**—tailor to application




# ORNL FPGA hardware/tools


- SRC-6 (Carte), Digilent (Viva, VHDL), Nallatech (Viva)
- Cray XD1 (MitrionC, VHDL): 6 FPGAs + 144 Oopterons
- SGI RASC-Altix/Virtex4s (MitrionC)
- CHiMPS (Bee2 => Cray XD1 => DRC => XT4)



Cray XD1




# Ported HPC code spectral transform shallow water model (STSWM) to FPGAs



HLL developer profiles




HLL compiler  
CHiMPS, Mitron  
(FPGA Tools Inside)



FPGA speedup


## Profile



For profile: Call sample counts as 0.01 seconds.


% cumulative self	self	total	line	source	calls	calls	source	name
20.60	40.07	40.07	11	0.04	5.23	emank...		
18.83	78.34	36.27	125	2.28	0.28	voobam...		
18.40	186.05	29.66	10	2.97	2.97	fmpp...		
2.62	124.55	18.55	11	1.59	0.26	apnra...		
2.52	140.18	16.64	11	1.42	1.74	anytc...		
2.49	154.62	14.43	23	0.44	0.44	mpgr...		
4.03	162.29	2.77	1	7.77	192.64	MAN...		
3.44	199.61	6.62	1	6.02	6.74	colp...		
2.96	174.59	5.58	1	5.58	6.12	ad...		
2.58	179.32	4.93	10	0.49	10.22	advect...		
4.00	183.37	3.85	10	0.29	0.29	msga...		
1.96	187.15	3.78	306	0.01	0.01	ordlog...		

## Find parallelism: 80% FFTs



## Goal


More GF/\$ GF/Watt



Model faster

# Exploring programming options

## Gauss matrix solver



Viva: Graphical icons—3-dimensional


## Compiler, simulator, and debugger



MitronC: Text/flow—1-dimensional

+ Carte/SRC, CHIMPS-VHDL/Xilinx ,  DSPlogic

# 37X\* LU decomposition speedup 10X for matrix equation solver



Design	Double FP	Single FP	S10e5
PE Amount	8	16	32
Max size	128	256	256
Achievable frequency	120 MHz	150 MHz	150 MHz
Slices	27,005 (57%)	14,792 (59%)	14,730 (62%)
BRAMs	68 (29%)	129 (55%)	65 (28%)
MULT18X18	128 (55%)	64 (27%)	32 (13%)


## Benefits:

High performance of LP arithmetic

High precision accuracy

Speedup increases with matrix size

(as LU dominates calculations)



*First mixed-precision LU and solver for FPGAs*


\*FPGA vs 2.2 GHz Opteron





# 100X\* DNA sequence speedup


## Bacillus anthracis human DNA comparison



\*Virtex-4 FPGA vs 2.2 GHz Opteron on Cray XD1

# 24= Sequence AE17024

# FPGA speedup grows with query size



# Summary



- ORNL FPGA research:
  - Increasing HPC relevance
  - FPGA systems: Cray, SRC, Nallatech, Digilent, SGI
  - Compilers: Mitrion-C, Carte, Viva, DSPlogic, CHiMPS
  - Speedup: **10X** eqn soln, **100X** DNA sequencing
  - Partners: Xilinx, UT, Mitrion, Cray, SGI
- Next: Explore DRC, more FPGAs and CHiMPS

Acknowledgement:

This research is supported by the Office of Science of the U.S. Department of Energy under Contract No. DE-AC05-00OR22725.



# Contact

## **Olaf Storaasli**

Future Technologies Group  
Computer Science and Mathematics Division  
olaf@ornl.gov

 Olaf ORNL

