,			
1	PROCESSING ARCHITECTURE	40	External sync or interrupt
2	.Vector processor	4.1	signal
3	Scalar/vector processor	41	RISC
	interface	42	Operation
4	Distributing of vector data to	43	Mode switching
5	vector registersMasking to control an access	200	ARCHITECTURE BASED INSTRUCTION PROCESSING
5	to data in vector register	201	.Data flow based system
6	Controlling access to external	202	.Stack based computer
0	vector data	203	.Multiprocessor instruction
7	Vector data	204	INSTRUCTION ALIGNMENT
8	Sequential	205	INSTRUCTION FETCHING
9	Concurrent	206	.Of multiple instructions
10			simultaneously
11	Array processor	207	.Prefetching
T T	Array processor element interconnection	208	INSTRUCTION DECODING (E.G., BY
12	Cube or hypercube	200	MICROINSTRUCTION, START
			ADDRESS GENERATOR, HARDWIRED)
13	Partitioning	209	.Decoding instruction to
14	Processing element memory	_0,	accommodate plural instruction
15	Reconfiguring		interpretations (e.g.,
16	Array processor operation		different dialects, languages,
17	Application specific		emulation, etc.)
18	Data flow array processor	210	.Decoding instruction to
19	Systolic array processor		accommodate variable length
20	Multimode (e.g., MIMD to SIMD,		instruction or operand
	etc.)	211	.Decoding instruction to generate
21	Multiple instruction, Multiple		an address of a microroutine
	data (MIMD)	212	.Decoding by plural parallel
22	Single instruction, multiple		decoders
0.0	data (SIMD)	213	.Predecoding of instruction
23	Superscalar		component
24	.Long instruction word	214	INSTRUCTION ISSUING
25	.Data driven or demand driven	215	.Simultaneous issuance of
	processor		multiple instructions
26	Detection/pairing based on	216	DYNAMIC INSTRUCTION DEPENDENCY
	destination, ID tag, or data		CHECKING, MONITORING OR
27	Particular data driven memory		CONFLICT RESOLUTION
	structure	217	.Scoreboarding, reservation
28	.Distributed processing system		station, or aliasing
29	Interface	218	.Commitment control or register
30	Operation		bypass
31	Master/slave	219	.Reducing an impact of a stall or
32	.Microprocessor or multichip or		pipeline bubble
	multimodule processor having	220	PROCESSING CONTROL
	sequential program control	221	.Arithmetic operation instruction
33	Having multiple internal buses		processing
34	Including coprocessor	222	Floating point or vector
35	Digital Signal processor	223	.Logic operation instruction
36	Application specific		processing
37	Programmable (e.g., EPROM)	224	Masking
38	Offchip interface	225	.Processing control for data
39	Externally controlled internal		transfer
	mode switching via pin		

712 - 2	CLASS 712 ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS:
	PROCESSING ARCHITECTURES AND INSTRUCTION PROCESSING (E.G., PROCES-
	SORS)

226	.Instruction modification based on condition		owing subclasses beginning with er E are E-subclasses. Each E-sub-
227	.Specialized instruction	class co	prresponds in scope to a classifi- n a foreign classification system,
	<pre>processing in support of testing, debugging, emulation</pre>		pple, the European Classification
228	.Context preserving (e.g.,		ECLA). The foreign classification
220	context swapping,	_	ent to an E-subclass is identified
	checkpointing, register	-	ubclass definition. In addition to
	windowing	US docum	ents classified in E-subclasses by
229	.Mode switch or change		ners, documents are regularly
230	.Generating next microinstruction	classifi	ed in E-subclasses according to
230	address	the clas	sification practices of any for-
231	.Detecting end or completion of	eign Off	ices identified in parentheses at
231	microprogram	the end	of the title. For example, "(EPO)"
232	.Hardwired controller		end of a title indicates both Euro-
232	.Branching (e.g., delayed branch,	_	l US patent documents, as classi-
233	loop control, branch predict,	_	the EPO, are regularly added to
	interrupt)		class. E-subclasses may contain
234	Conditional branching		matter outside the scope of this
235	Simultaneous parallel fetching		onsult their definitions, or the
233	or executing of both branch		s themselves to clarify or inter-
	and fall-through path	pret tit	les.
236	Evaluation of multiple		
	conditions or multiway	E0 001	ADDANGENTUMA FOR PROGRAM GOVERNO
	branching	E9.001	ARRANGEMENTS FOR PROGRAM CONTROL,
237	Prefetching a branch target	E0 000	E.G., CONTROL UNIT (EPO)
	(i.e., look ahead)	E9.002	.Using wired connections, e.g.,
238	Branch target buffer	E9.003	.Using stored program, i.e.,
239	Branch prediction		using internal store of processing (EPO)
240	History table	E9.004	
241	Loop execution	E9.004	Micro-control or micro-program arrangements (EPO)
242	To macro-instruction routine	E9.005	Execution means for micro-
243	To microinstruction subroutine	EJ.005	instructions irrespective of
244	Exeception processing (e.g.,		the micro-instruction
	interrupts and traps)		function, e.g., decoding of
245	.Processing sequence control		micro-instructions and nano-
	(i.e., microsequencing)		instructions; timing of micro
246	Plural microsequencers (e.g.,		instructions; programmable
	dual microsequencers)		logic arrays; delays and fan-
247	Multilevel microcontroller		out problems (EPO)
	(e.g., dual-level control	E9.006	Micro instruction function
	store)		e.g., input/output micro-
248	Writable/changeable control		instruction; diagnostic micro-
	store architecture		instruction; micro-instruction
300	BYTE-WORD REARRANGING, BIT-FIELD		format (EPO)
	INSERTION OR EXTRACTION,	E9.007	Loading of the micro-program
	STRING LENGTH DETECTING, OR		(EPO)
	SEQUENCE DETECTING	E9.008	Enhancement of operational
			speed, e.g., by using several
			micro-control devices
			operating in parallel (EPO)
E-SUBCL	<u>ASSES</u>	E9.009	Address formation of the next
			micro-instruction (EPO)

E9.01	Micro-instruction address formation(EPO)	E9.03	Decoding the operand specifier, e.g., specifier
E9.011	Arrangements for next micro- instruction selection (EPO)		format (EPO)Speech classification or search (EPO)
E9.012	Micro-instruction selection	E9.031	With implied specifier, e.g.,
	based on results of processing		top of stack (EPO)
	(EPO)	E9.032	For specific instructions not
E9.013	By address selection on		covered by the preceding
	input of storage (EPO)		groups, e.g., halt,
E9.014	By instruction selection on		synchronize (EPO)
<u> </u>	output of storage (EPO)	E9.033	Controlling loading, storing,
E9.015	Micro-instruction selection		or clearing operations (EPO)
	not based on processing	E9.034	Controlling moving, shifting,
	results, e.g., interrupt,		or rotation operations (EPO)
	patch, first cycle store,	E9.035	With operation extension or
	diagnostic programs (EPO)		modification (EPO)
E9.016	Arrangements for executing	E9.036	Using data descriptors, e.g.,
	machine-instructions, e.g.,	E9.037	Using run time instruction
	instruction decode (EPO)		translation (EPO)
E9.017	Controlling the executing of	E9.038	Addressing or accessing the
	arithmetic operations (EPO)		instruction operand or the
E9.018	Controlling the executing of		result (EPO)
	logical operations (EPO)	E9.039	Of multiple operands or
E9.019	Controlling single bit		results(EPO)
	operations (EPO)	E9.04	Indirect addressing (EPO)
E9.02	For comparing (EPO)	E9.041	Indexed addressing (EPO)
E9.021	For format conversion (EPO)	E9.042	Using index register, e.g.,
E9.022	Using storage based on		adding index to base address
	relative movement between		(EPO)
	record carrier and transducer	E9.043	Using wraparound, e.g.,
	(EPO)	E9.044	Using scaling, e.g.,
E9.023	Register arrangements, e.g.,		multiplication of index (EPO)
	register files, special	E9.045	Concurrent instruction
	registers (EPO)		execution, e.g., pipeline,
E9.024	Special purpose registers,		look ahead (EPO)
	e.g., segment register,	E9.046	Data or operand accessing,
	profile register (EPO)		e.g., operand prefetch,
E9.025	Register structure, e.g.,		operand bypass (EPO)
	multigauged registers (EPO)	E9.047	Operand prefetch, e.g.,
E9.026	Implementation provisions		prefetch instruction, address
	thereof, e.g., ports, bypass		prediction (EPO)
	paths (EPO)	E9.048	Maintaining memory
E9.027	Organization of register		consistency (EPO)
	space, e.g., distributed	E9.049	Instruction issuing, e.g.,
	register files, register banks		dynamic instruction
	(EPO)		scheduling, out of order
E9.028	Instruction analysis, e.g.,		instruction execution (EPO)
	decoding, instruction word	E9.05	Speculative instruction
T0 000	fields (EPO)		execution, e.g., conditional
E9.029	Variable length instructions		execution, procedural
	or constant length		dependencies, instruction
	instructions whereby the	די פרי	invalidation (EPO)
	relative length of operation and operand part is variable	E9.051	Using dynamic prediction,
	(EPO)		e.g., branch history table
	(<u>-</u> L O)		(EPO)

712 - 4 CLASS 712 ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INSTRUCTION PROCESSING (E.G., PROCESSORS)

	SORS)		
E9.052	<pre>Using static prediction, e.g., branch taken strategy (EPO)</pre>	E9.074	Program or instruction counter, e.g., incrementing (EPO)
E9.053	From multiple instruction streams, e.g., multistreaming	E9.075	Branch or jump to non- sequential address (EPO)
E9.054	(EPO)Of compound instructions	E9.076	Unconditional, e.g., indirect jump (EPO)
ш у. 054	(EPO)	E9.077	Conditional (EPO)
E9.055	<pre>Instruction prefetch, e.g., instruction buffer (EPO)</pre>	E9.078	<pre>For cyclically repeating instructions, e.g., iterative</pre>
E9.056	<pre>For branches, e.g., hedging branch folding (EPO)</pre>	E9.079	operation, loop counter (EPO)Condition code generation,
E9.057	<pre>Using address buffers, e.g., return stack (EPO)</pre>	E9.08	e.g., status register (EPO)Selective instruction skip or
E9.058	For loops, e.g., loop buffer (EPO)	23.00	conditional execution, e.g., dummy cycle (EPO)
E9.059	With instruction	E9.081	Sequential commutation, e.g.,
	<pre>modification, e.g. store into instruction stream (EPO)</pre>		ring counter, cyclical pulse distribution (EPO)
E9.06	<pre>Recovery, e.g., branch miss- prediction, exception handling (EPO)</pre>	E9.082	<pre>Arrangements for executing sub- programs, i.e., combinations of several instructions (EPO)</pre>
E9.061	<pre>Using multiple copies of the architectural state, e.g., shadow registers (EPO)</pre>	E9.083	Formation of sub-program jump address or of return address (EPO)
E9.062	Using instruction pipelines (EPO)	E9.084	Object Oriented Method Invocation (EPO)
E9.063	Synchronization, e.g., clock skew (EPO)	E9.085	Optimizing for Receiver Type (EPO)
E9.064	<pre>Technology-related problems thereof, e.g., GaAs pipelines (EPO)</pre>	E9.086	.Using record carriers containing only program instructions (EPO)
E9.065	<pre>Pipelining a single stage, e.g., superpipelining (EPO)</pre>	FOREIGN	ART COLLECTIONS
E9.066	<pre>Using a slave processor, e.g., coprocessor (EPO)</pre>	FOR 000	CLASS-RELATED FOREIGN DOCUMENTS
E9.067	Which is not visible to the instruction set architecture, e.g., using memory mapping, illegal opcodes (EPO)		
E9.068	For non-native instruction set architecture (EPO)		
E9.069	<pre>Which is visible to the instruction set architecture (EPO)</pre>		
E9.07	Having access to instruction memory (EPO)		
E9.071	<pre>Using a plurality of independent parallel functional units (EPO)</pre>		
E9.072	Decoding (EPO)		
E9.073	<pre>Address formation of the next instruction, e.g., incrementing the instruction counter, jump (EPO)</pre>		
	coancer, jamp (Bro)		