## UNITED STATES OF AMERICA BEFORE THE FEDERAL TRADE COMMISSION

In the Matter of	
RAMBUS INC.,	Docket No. 9302
a corporation.	

RULE 3.22(f) DECLARATION OF STEVEN M. PERRY IN SUPPORT OF RAMBUS INC.'S MOTION TO COMPEL NEC ELECTRONICS, INC. TO PRODUCE DOCUMENTS IN ITS PARENT COMPANY'S POSSESSION RESPONSIVE TO THE SUBPOENA SERVED BY RAMBUS INC.

#### I, Steven M. Perry, declare:

- 1. I am a member of the State Bar of California and a member of the law firm of Munger, Tolles & Olson LLP, co-counsel for respondent Rambus Inc. ("Rambus") in this matter. I submit this declaration in support of Rambus Inc.'s Motion To Compel NEC Electronics, Inc. To Produce Documents In Its Parent Company's Possession Responsive To The Subpoena Served By Rambus Inc. I have personal knowledge of the facts set forth in this declaration. I make this Declaration pursuant to Rule 3.22(f) of the Rules of Practice.
- 2. On September 9, 2002, Rambus served a subpoena duces tecum on NEC Electronics, Inc. ("NEC USA") that required, among other things, that NEC USA produce responsive documents that were in the possession of its corporate parent, NEC Corporation. On September 23, 2002, NEC USA served objections to Rambus's

subpoena and objected in particular to the requirement that it produce documents from its parent company's files. At about the same time, Mitsubishi Electric & Electronics USA, Inc. ("Mitsubishi") filed a motion to quash that raised the same issue. Rambus's subpoenas to Mitsubishi and to NEC USA involved the same basic document categories and subject matters.

- 3. On November 12, 2002, Your Honor denied Mitsubishi's motion to quash and ordered Mitsubishi to comply with Rambus's subpoena within ten days (*i.e.*, by November 22, 2002). Among other things, Your Honor ordered Mitsubishi to produce responsive documents in the possession of Mitsubishi's corporate parent.
- 4. On November 19, 2002, I forwarded Your Honor's November 18, 2002 opinion in support of the November 12, 2002 order to counsel for NEC USA. I requested that counsel meet and confer with me regarding NEC USA's objections. I did not receive any response from counsel. On December 5, 2002, I again wrote to counsel to request a meet-and-confer, and I served a subpoena requiring that NEC produce a witness to testify about the relationship between NEC USA and its parent company. Counsel for NEC subsequently informed me that the witness in question was unavailable on the date set out in the subpoena, but did not respond to my request that we meet and confer on the issue.
- 5. At about the same time, we received documents in response to a subpoena to a former NEC USA JEDEC representative, Howard Sussman, that demonstrated conclusively that NEC USA and NEC Corp. had a very close relationship with respect to both JEDEC activities and the design of DRAM technologies. A few of

the documents in question are attached as exhibit A. The documents all relate to presentations at JEDEC meetings about the design and performance of various kinds of DRAM modules and related devices. All of the documents reflect communications between NEC USA employees and NEC Corp. employees. I have also reviewed various official JEDEC meeting minutes and have confirmed that personnel from both NEC USA and NEC Corp. attended such meetings.

- 6. We also recently received Samsung's privilege log, which contains entries involving ADT-related communications with some of the same NEC Corp. employees as are listed in the documents attached as exhibit A.
- 7. Finally, an Internet search done at my direction revealed that there is an overlap and exchange of officers between NEC USA and NEC Corp. For example, an official biography of NEC USA's president shows that for the 30 years prior to his recent appointment to that position, he served in various "high-level management positions" at NEC Corp. *See* exhibit B.

I declare under penalty of perjury that the foregoing is true and correct.

Executed on December 20, 2002 at Los Angeles, California.

Steven M. Perry

TEL (0427)72-7727



### NEC LSI MEMORY DIVISION


3-1-35 MINAMIHASHIMOTO SAGAMIHARA KANAGAWA 229 JAPAN

					FAX (0427)72	-//33
·O:	H. Sussman	(NT1095)	Received 4/29 vin Fo		(	)
•	S. Forman	(NT1035)	regard L present	e Jedec	(	)
		( . )			(•	)
00:	C.Contle	(MV4172)		H. Osawa	(10-24	280)
	T. Nishimura	(MV 4570)			<del></del>	
	O. Kimura, Y. N.	rh:mura			<u> </u>	
	H. Ikede M. Hay	esh: (24-66170	<u>,</u> )			
	Y. Hoshino		Total No. of Pa			
DATE	E: <u>3/5</u>	/ 1990	<del>-</del>			
YOU	JR REF:		OUR REF:	ASM-		
( 1)	F THE FOLLOWING !	MESSAGE IS RECE	IVED POORLY OR INCO	OMPLETELY PLS	CALL 72-7727 )	
	Attached	sheet are n	ew version of	pin layent	fignes.	
	( Changes	ar only T	geot ne corre	Jid)		
	•		pich - pitch			
	Because Th	ose materiale	will be shown.	during JED	EC meeting	
			nd Long of			
	coreles m		<i>V U</i>			
				SII	S-FTC 0043	69 <b>-</b>
	Best 1	egands,				
		0		of Hack	mo.	
		<del></del>		1/		



JEDEC-P-0291-1 Feb. 1991

## 256K x 8 VRAM Pin Layout



475mil ZIP (35mil Lead Pitch)

SUS-FTC 004370







COMPUTERS AND COMMUNICATIONS

JEDEC-P-0291-2 Feb. 1991

# 256K x 8 VRAM Pin Layout




400mil TSOP II (0.8mm Lead Pitch)



Feb. 1991

# Pin Identification

Symbol	1/0	Description
SC	Input	Serial Clock
SDQ0 - SDQ7	Input/Output	Serial Data Inputs and Outputs
QSF	Output	Special Function Output
DT/OE	Input	Data Transfer/Output Enable
DQ0 - DQ7	Input/Output	Data Inputs and Outputs
WB/WE	Input	Write-Per-Bit/Write Enable
RAS	Input	Row Address Strobe
A0 - A8	Input	Address Inputs
Vcc1 - 2		+5V Power Supply
Vss1 - 4		Ground
CAS	Input	Column Address Strobe
SE	Input	Serial Input/Output Enable
DSF1,2	Input	Special Function Enable
N.C.		No Connection



\*\*\*\*\* FAX \*\*\*\* \*\*\*\*\* FAX \*\*\*\* \*\*\*\*\* FAX \*\*\*\*

NEC Electronics Inc. Natick Memory Design Center 1 Natick Executive Park Natick, Ma. 01720

Page 1 of 🥦

November 19, 1991

tel: (508) 655-8833 x4261

fax: (508) 872-8692

TO: Z. Matsuda 24-66140

CC: T. Watamabe 24-66140 Y. Kobayashi 24-66140 A. Nagami 24-66150

FM: H. Sussman EU3150

RE: SRAM / JEDEC

Attached are copies of three faxes that were received during the time I was at NEC.

The first one is Motorola promoting their concept to NEC Systems. The additional two are proposals from Toshiba and Motorola that will be discussed at the next meeting. Please review and give me your thoughts. With the many SRAM items, should someone from your department also attend the next JEDEC meeting?

Best regards,

SRAM.
At the December meeting ,we would like to pursue that discussion. Attached are some questions to focus that discussion:
i. Should the committee establish a slow 4M SRAM standard?
2. Should there be a standard for X16 organization?
3. If there should be a standard, what package types should be included in the standard? Comments or reasons for/against? Rank importance - 5 is most important; 1 is least important.
DIP
PLCC
Flatback
TSOP I
Other
4. What pinout philosophy should be followed? Why?
Evolutionary
Other?
Identical to HSRAM? New Power/Ground Scheme?
5. What densities should be defined?
4M
64M
6. Who else should be surveyed?
7. What other issues are key to further resolution?
8. What other concepts should be included in the slow pinout?
Burst Boundry Scan JTAG
Other (specify)
Please fax your comments to:
Jim Townsend (Mark, please note the spelling) Toshiba 714-859-3963 Thanks and regards. Hope to hear back before the meeting.

BCC:

Priority: Normal

Date sent: 11/12/91



### MOTOROLA

MOS Memory Products Division P. O. Box 6000, MD-K5 Austin, Texas 78762 David Chapman, Strategic Product Planning Manager

(512) 928-7184 Office

(512) 928-6809 Fax

(512) 928-5114 MacFax

Date:

11/12/91

Subject:

FOLLOW-UP FROM OUR 11/12/91 MEETING

TO: HITCYURI MATSUO, SR MGR - 1ST CKT ENG DEFT COMFUTER ENG DIV NEC - TOKYO 011-61-42-3-33-1015 OFF, 011-61-42-3-33-1890 FAN

DEAR MAISUO-SAN,

THANK YOU SO MUCH FOR YOUR RIND ATTENTION AT OUR MEETING IN AUSTIN. I AM LOOKING FORMARD TO A VISIT WITH YOUR ENGINEERING STAFF AS SOON AS IS PRACTICAL. WE ARE LOOKING AT MID-JANUARY AS A POSSIBILITY.

YOUR ENTHUSIASM FOR OUR 64KM16/18 TSOP PINOUT AND LV-HP INTERFACE PROPOSALS CAN BE COMMUNICATED TO DFLF. THROUGH YOUR JEDEC REFFESENTATIVE, HOWARD SUSSMAN, IN BOSTON. HIS OFFICE PHICE NUMBER IS (508) 655-6833 Ext. 4261, AND FAX NUMBER: (508) 871-6691. JELEC ENCOURAGES THE DIRECT PARTICLEATION OF MEMORY USERS AT ITS MEETINGS. HP. TEM. THAT, AFFLE, COMPAQ AND UNISTS APE REGULARLY REFFESENTED AND SOMETIMES MAKE THEIR OWN TROPOSALS.

THE NEXT MEETING WILL BE HELD AT THE INTERCONTINENTAL HOTEL MAUI. CALL 808-879-1901 FOR RESERVATIONS AT THE DIA FATE: \$120/NIGHT. THE COMPEDUAL FOLLOWS:

DEC 2 - JC-42.1 (PLD)

JC-42.4 (NON-VOLATILE MEMORY)

JC-42.5 (MODULES & MEMORY CARDS)

DEC 3 - JC-18 (LOW VOLTAGE INTERFACE)

DEC 4 - JC-16 (CONTINUED)

JC-41.3 TASK GROUP (RAM)

DEC 5 - JC-42.3 TASK GROUP (CONTINUED)

DEC 6 - UC-42.3 COMMITTEE MEETING (RAM BALLOTING)

I HAVE ENCLOSED THE PLCC PINOUT FOR THE 64KX16/18-10ns 0.8u BiCMCS FSRAM THAT WE HAVE IN DESIGN AT THIS TIME. AS YOU CAN SEE, SEVERAL VENDORS HAVE MADE FROPOSALS AT JEDEC TO EXTEND THIS FINOUT TO SOME SPECIAL FUNCTION RAMS. WE EXPECT THE DIE 1 T FOR THE PLCC

- mare -

To:HIROYUKI MATSUO - NEC

CC:SHIGEMI KAWAI - NML, YOSHIYUKI KAYASHIMA - MOT/TKY, Roger Kung, Howard Su:

BCC:

Priority: Normal

Date sent: 11/12/91

TO BE AVAILABLE FROM SEVERAL SUPPLIERS. WE ALSO EXPECT THE FLOO DIE WILL BE FASTER AND HAVE BETTER INPUT NOISE MARGINS THAN THE 44 PIN SOJ DEVICES. THIS IS THE DEVICE THAT I BELIEVE WOULD BE WELL SUITED FOR YOUR 3.3V R4000 PROGRAM. ALTHOUGH WE DO NOT HAVE ANY SPECIFIC TAB PLANS FOR THIS DEVICE YET, WE LOOK FORWARD TO EXPLORING THE POSSIBILITIES WITH YOU. NEC IS OUR MOST IMPORTANT JAPANESE FSRAM CUSTOMER. WE INTEND TO DO WHATEVER WE CAN TO MEET YOUR NEEDS FOR THIS IMPORTANT PROJECT.

BEST REGARDS,

DC

	,	,	,		<del></del>												
	A	А	/E	NM	ΛW	vcc	vss	DL	C,K,	G	А	A	A	SY	NC w/ DLE (I	TEM 389.4 )	
	Α	A	Æ	NW	ЛW	/AC	/AP	VADV	C,K,	G	A	А	Α		RST RAM (ITE		
	A			ΝW	1LW	vcc		DL		G							7
	1	A	1/5	1/0 00	I L VV	VCC	V33	DL	AL C, K,	1/3	A	A	A	IAS	YNC w/ DLE (	(EM 389.2)	+
	A	A	/E	/UB	ЛB	vcc	vss	W	СК	G	Α	Α	A	SY	NC (ITEM 389	.1)	
	A	Α	/E	/UB	ЛB	vcc	vss	w	AL	G	Α	Α	A	AS'	YNC 64KX18	STD 21-C	7
-	A	A	/E	/UB	ΛB	vcc	vss	W	AL	Æ	A	Α	NC	AS	YNC 16KX18	FIG 3.7.7-5	
	7	6	5	4	3	2	1	52	51	50	49	48	47				_
DQ9 8														46	DQ8, NC		
DQ10 9														45	DQ7		
VCCQ, VCC 10														44	DQ6	<b>.</b>	
VSSQ, VSS 11														43	vccq.vcc	<u> </u>	
DQ11 12														42	vsso, vss		
DQ12 13						52	Pin PL	CC						41	DQ5		
DQ13 14						750 x	750 n	nils						40	DQ4		
DQ14 15														39	DQ3		
VSSQ, VSS 16														38	DQ2	Ī	
VCCO, VCC 17														37	VSSQ, VSS		
DQ15 18														36	vcca, vcc	l	
DQ16 19														35	DQ1		
NC 20														34	DOO		
	21	22	23	24	25	26	27	28	29	30	31	32	33				
	NC	Α	Α	Α	Α	Α	vss	vcc	Α	Α	Α	Α	Α	16K	x16/18		
	Α	Α	Α	_ A	A	Α	vss	vcc	Α	Α	Α.	Α	Α	64K	X16/18		

## CURRENT JEDEC 64KX16/18 ASYNC STANDARD and ASYNC w/ DLE, SYNC & BURST FSRAM PROPOSALS

COMPILED BY: DAVID CHAPMAN, MGR., MOTOROLA MEMORY FRODUCT PLAN 512-928-7184 OFF, 512-928-6809

To:Howard Sussman - NEC, Farhad Tabrizi - Hit, JIM TOWNSEND COSHIBA

SOSJEFF CHRITZ - EDI, PATRICK CHUANG - SONY, CARL COOK - HP, DAVID FORD - CYP

BCC:

Priority: Urgent

Date sent: 11/7/91



### MOTOROLA

MOS Memory Products Division P. O. Box 6000, MD-K5 Austin, Texas 78762

David Chapman, Strategic Product Planning Manager

(512) 928-7184 Office

(512) 928-6809 Fax

(512) 928-5114 MacFax

Date:

11/7/91

Subject | Wide Revo Pinout Proposals

Gents.

It is clear to all of us that wider RAMs and finer package pitches are on the way and we need to get ready for them. Moderately wide FSRAMs will comprise the bulk of the market's next wave. RAMS in x16 and x18 organizations can and often will be implemented on the same mask sets as x4's and x8/9's. These two factors combined make development of a two sided fine pitch pinout standard imperative.

It is also clear that these wide RAMS must perform as well as their x8 cousins, so the performance principles observed in the development of the x8 pinouts have been followed in the development of this proposal. No output is any further than two pins away from a power pin (except x18's). There are no more that four outputs per ground pin (except x18's). Control pins are located as close to the center as possible and the Byte Control pins are located close to the bytes they control. NC's are bubbled to the ends.

We hope you find these ideas stimulating and invite your comments.

Best regards,

DC

														IMx18 Sync				İ									
	_								-				=	IMELS Agynd													
		_					İ							JMx16 Sync													
			L		İ								=	JMK16 Anynd													
		-		L								i	25.	256kx18 sync											_		
						1_	İ						35(	SSGKKTR ABYNC													
													25	250kv16 (5mc									-				
		-											250	256kx16 Async										<u>-</u>			
													6.4	64kx18 Sync	İ												
													64	64Ex18 Async													
			-								L		Þ9														
ľ	1	1	1	1		7							64	64kx16 Async	_												
<   ·	₹ .	₹ .	V I	٤ ا	Ž	+	+	$\dashv$	+	+	+	-	1	manuscript and the state of the	_							52 A	٨	ž Ž	. NR.	٧	٧
<	4	7	<	4	A	(2)	<	4	<	<	V	1		. 4	₩.	ΣÇ	N.	A	٧	٧	<	51 A	٧	٧	<	<	<
<	V	<	A	4	V	~	<	<	<	<	<	A 2			47	<	٧	A	٧	<	4	50 A	₹	4	<	<	A
<	4	4	<	A	<	4	<	<	٧	<	<	3	61). 134		46	٧	A	À	٧	٧	٧	49 A	<	<	<	<	۷
A	<	<	_	<	<		4	<	٨	٧	<	A 4			45	Å	٧	1.81	∖ลๆ	<	\ \	48 LB\	\an \a	4	<	L.B.	LB
/B/	\B\	(F)	-	-	NB.	9	UBA		_	UB/ U	UB/ UE	B\ 5			44	LB\	LB\	G\	G\	181	LB\	47 61	Г	=	-	5	5
E	<u>(3</u>	E E			ú	7	E	E	E	E	(E)	E\ 6			43	\ <u>S</u>	3/	76A	nar	65	<del>-</del>	46 DX	TOT TOT		+	101	_
ñζ	ΩΩ	ΩΩ	Ω	ΩCO	Ω	!	0.00	000 0	DOI D	a noa	DQU DQU	7 7	ģ.		43	100	700	ıωΓ	ΩG	100	101	45. 17		-	100	-	
1001		20			5	6	n inoa	nza n	non n	a noa	DOLI DOLI	8 117		Fine Pitch	41	D)	icit		1001		÷	•		+-	101	_	
VCC	VCC	Vcc	Vcc	VCC	Vcc	10	Vcc V	Vcc V	Vcc V	Vcc V	Vec Vec	6 22		Two Sided	40				Vec		<u> </u>	_		+		_	
Vss	Vss	Vss	Vse		Vss	=	Ves V	Vss V		Vss V	Vss Vss	ss 10		Revo FSRAM	39	VSS		Vss	Vss		÷	_		+		_	-
ĒΣ	ΩQ	2	DQU	ΩQI	DOO	12	non n	DOU D	i d	מה	non non	)(J)		Pinout	38		000	10L	•		÷	_		↓		_	
000	2	8	_		20		1					20 12		Proposal	3.1	IXL	DOL	IOI,	UZL		÷	40 IX		-	100	-	
20	8	2	1	1	5		_ 1		1						36	101	ιča		DOT:	DOL	_	39 110		_	TOI,	-	
2	næ æ	2	_		20	21				<u>ا ۵</u>					35	Ω̈́	_	IΩΓ	TÖT.	ığı,	TOT		100 100		TOU JOIL	ίζ	DOL
Vss	-	Vss		- 1	VSS	_+									34	_		Vss			<del></del>	37 VE	Vss Vss	Н	S VSS	_	Vss
VCC		VCC		NCC	UU N N	<u>_L</u>	1		_						띩	_						_	Vec Vec	: Vec	. Vac	Vcc	VCC
				- 1 -		_1_									22.	_			_		<u> </u>	_	$\overline{}$	-+	, DOL	_	TCI.
3 2		3			3	7 8	-				2		) (1) (4) (1) (4) (1)		5	-		121	-	긠	Ť	$\neg$	101, 101,	[2]		ΩΓ	
3	3 5	Ś	4	+		- 1	$\perp$	-	_	_	_	_			<u>۾ </u>	_	·K\	<	2		2	33 V	(K)	۲	K)	<	źj
ś.	ź s	< -	< <	3 6	ź *	7 6	< -	1	┵	ź.	┵	_			67	_	٨.	⟨ ,			T	$\rightarrow$	4	<	<	<	·
: 	٠	۲,	7	1	1	97	╡	₹,	₹ .	< .	4	-	byť		≋  -	<	<	<	<		Ì	31	<	<	<	<	٧
1	<	<	4	V.	<	57	< ·	₹ 	4	<	<	-	8 3		7.2	-	<	٧	<		Ì	30 A	<	<	٧	٧	A
1	4	<	<	Ø.	<	24	4	4	A .	_	_	_			<u>5</u> e	-+	Ā	<	۷		~	29 A	<	٧	٧	٧	<
<	<b>A</b>	<	<	A	4	52	<	$\overline{A}$	4	~	2	NC 24	1		25	Ĭ.	<	: ≥	<	A	٧	28 A	<	α	<	<	<
A	4	7	밀	<	4	<u>2</u> 6								Stemps 5								27 NC	<	2	<	Ñ	<
														N MFEST		M.'s ar	are always moved to ends.	ways	move	d to	ends						
Davic	David Chapman	temdt	F.CR	FSRAM Applications	pp] i	catio	y suc		Product Planning	Plan	ning	Mg1			UB/	\ and	1.18	are	loca	Led 1	or b	1 786	and LRV are located for best possible speed	310.8	peed		
Motor	Motorola Memory	Мето	ry Fr	ognc.	ts D	. v	Froducts Div., Offic	:•	512-928-7184	7- 886					Non	n. Pk	g Dir	n. : 1	M - 40	0×77E		4002	Nom. Fkg Dim.: 1M-400x775, 4M-400x825, 16M-500x975	16M-	500×	775	
eme i	ા હૈસ	ivid_	email: david_chapman@ausgtr.sps.met	હામ <b>ી</b> એ	usgt.	r.sp.	3. Inc.	<b>;</b> ;	Fax:	c: 512-	- 93	ĘĊ			F.).	ı Pit	Fin Pitch: 1M	IM.	0.8тт, 4М	ii, 4	0 - 1	Stille,	0. Вини, 16М	. 0. Snum	1		

#### 

#### FAX TRANSMITTAL

DATE: APR. 22, 1992 RN: SPX-042201 PAGE: 1/2

10:	HANNEDDY	NY TEMP
	I. NISHINDRA	NV4571
	S. PORHAN	00801K
	P. WESTERDORF	BE2001
FM:	M. SHIRAKABB	10-24280

RE: PPW FOR APPLICATION SPECIFIC MEMORY

CC!	J. MARCK, G. HULSE, R. SOGA, E. TANABE	MV4570
	S. KOBAYASHI, C. FURNWEGER	MV4572
	C. CONKLE. B. LADD	NV4570
	O. DELOLLIS, R. LUCIER	NT0800
	Y. TAKASUKA, G. SCHAUSS, K. HARDT	EE2001
	H. YANANOTO	24-66101
	K. TOKUSHIGE, T. SATO, H. IKEDA	24-88120
	H. INUKAI, Y. FUKUZO	24-88130
	H. MYAUMI, A. HANAI	22-84051
	J. YAMAGUCHI, T. IIDA, K. YAKABB	10-28550
	H. HARA, T. MURATA, M. YAMADA	10-24280
	A. FURUSAWA, M. TANAKA, M. FURUSAWA	10-24300
	S. MURAKAMI, I. NAMIMATSU	10-24810
	A.YUKAWA, H.OGAWA	10-24280



AS WE HAVE DISCUSSED SO FAR, I WOULD LIKE TO SET ROUGH OUTLINE FOR THE PPN AS FOLOWS:

PLEASE START YOUR PREPARATION FOR ATTENDING THE MEETING WITH YOUR PRESENTATION.
IN CASE YOU HAVE ANY QUESTION OR COMMENT ON THE AGENDA, ALSO PLEASE LET US KNOW.

PLEASE GIVE YOUR FINAL CONFIRMATION ABOUT WHO ARE GOING TO ATTEND THE MEETING FROM EACH AREA AND WHEN. (AS SOON AS IT IS AVAILABLE)

BASED ON THE PROPOSAL BY T. NISHIMURA-SAN AND FORMAN-SAN. WE ASKED H. YAMAMOTO-SAN (AGN. MEMORY LSI DIV) TO JOIN THE WRAP UP SESSION OF THIS PPM TO AUTHORIZE THE DISCUSSION THERE. (HIS SCHEDULE IS OPEN FOR THE MOMENT)

#### (AA) PURPOSE OF THE MESTING

WE WOULD LIKE TO FOCUS ON FOLLOWING 8 PRODUCT CATEGORIES THIS TIME.

- VRANS & GRAPHICS MEMORIES
- SYNCHRONOUS DRAM
- RANBUS

(FOR 'OTHER ASHE', WE WILL DISCUSS JUST HOW TO PROMOTE, IF RECESSARY)

#### <VRAN>

2HVRAM : TO MAKE SOME ANALYSIS OVER THE MARKET ITSBLF.

- NE IS DEPINED ALREADY, NIE ON THE WAY.
- -- MARKET TREND, APPLICATION TREND, COMPETITION -- ANY ADDITIONAL PEATURES TO BE CONSIDERED?

ANYRAM : FEATURES ARE DEFINED ALRBADY.

77 ·

SUS-FTC 005542

(BUN) 4, 26' 92 20:18/6T, 20:15/ NO. 3050079240 P.

3/

F. :

GRAPHICS DRAM : MARKET SURVEY . MARKET STATUS UPDATE

- -- POTENTIAL DESIGN-INE
- -- PROMOTION PLANS

NEXT GENERATION VRAM : FRAMEBUFFER ON CHIP -- JEDEC ACTIVITIES UPDATE

#### <SYNCHRONOUS DRAME>

- -- MAY JEDEC RESULT
- -- POTENTIAL DESIGN-INS
- -- PRONOTION PLAN

#### <RAMBUS>

- -- POTENTIAL DESIGN-INS
- -- PROMOTION STATUS (by RANBUS), FOLLOW-UP BY NEC-EL

ALL THOSE DISCUSSION WILL START WITH DEVBLOPMENT STATUS FROM DESIGN SIDE.

#### (BB) TIME, PLACE AND ATTENDANCE

TIME: MAY 10 (TUB) AND 20 (WED) [HOPEFULLY 1.5DAYS]

PLACE: HASHINOTO TECH. CENTER

ATTENDANCE: NBC-BL [ENGINEERING AND MARKETING]

NBC-EE

MR. YANAHOTO (AGH)

MEMORY APPLICATION ENG. DBPT, KTC CENTRAL MARKETING (A PART OF MEBTING)

NAEDD/EEDD/(AEDD)/1BPD

#### (CC) AGENDA

IN MY VIEW, THE TIMETABLE LOOKS LIKE FOLLOWING:

157 DAY (19TH) : YRAM + GRAPHIC MEMORY + RAMBUS

2ND DAY (20TH) : SYNCHRONOUS DRAN + PROMOTION PLAN + WRAP UP

SINCE WE HAVE TOO MANY ITEMS TO COVER, I WOULD LIKE TO ASK YOU TO FOCUS ON POLLOWING:

GRAPHICS DRAM - MARKET POIBNIIAL, PRONOTION IDEA 4MVRAM & NEXT GENERATION - FEATURES NEEDED BY MARKET, PROMOTION IDEA

SYNCHRONOUS & RAMBUS - MARKET PRONOTION IDEA 2MYRAM - MARKET GRWOTH, NEC'S SALES PREDICTION

IN ADDITION TO THOSE FORCUSED ITEMS OF ABOVE. WE WOULD LIKE TO COVER POLLOWING AGENDA IF POSSIBLE (1 DO NOT THINK IT'S POSSIBLE TO COER EVERYTHING, THOUGH).

#### << GRAPHICS APPLICATION SESSION >>

- OVERALL BUSINESS OUTLOOK (BLAEB)
- PRODUCT DEVELOPMENT STATUS UPDATE (TOKYO ENGINEERING)
- 2MVRAN . COMPETITION STATUS (BLACE)
  - \* PENETRATION STATUS AND PLAN IN EACH MARKET (INCLUDING TECHNICAL PRONO. STATUS - BLABEAKIC)
  - \* PROBLEM AREA IN PRONOTION (DISCUSSION)
- 4MVRAM/NEXT GENERATION VRAM
  - \* MARKET REQUIREMENT (RLAES)

CHIDDICE PRIM-

SUS-FTC 005543

### \* DEFINE PRONOTION STRATEGY (DISCUSSION)

#### << CACHE-FILL SESSION >>

FROM NECEL MEMORY BEY 415 965 6574

- SYCHRONOUS DRANS
  - \* DEVBLOPMENT STATUS (1ST DESIGN)
  - \* PROMOTION STATUS (BLAEBAKTC) --- NOTE 1
  - \* DEFINE TARGET ACCOUNTS/PROMOTION PLAN
- RAMBUS
- \* INTRODUCTION PLAN (SYSTEM DEFT)
- \* MARKET RESPONCE (BLASE) --- NOTE 2
- \* DEFINE TARGET ACCOUNTS/PRONOTION PLAN

NOTE 1: PLEASE DEFINE FOLLOWING IN YOUR PRESENTATION:
POTENTIAL ACCOUNTS, THEIR DESIGN STATUS AND PLAN
INCLUDING VOLUME. IP POSSIBLE, THEIR PLAN OF MIXED
USAGE OF "S-DRAM", "DRAM" AND "VRAM".

NOTE 2: PLEASE DEFINE FOLLOWING IN YOUR PRESENTATION:
THE SAME INFORMATION AS ABOVE.
ALSO, HOW TO WORK WITH RAMBUS

THE DISCUSSION ABOUT 'SYNCHRONOUS' AND 'RAMBUS' MIGHT NOT GO DEEP ENOUGH TO SHOW YOU HOW THOSE TWO NEW PRODUCTS ARE COING TO EMERGE IN THE MARKET. SO, PLEASE ADVISE HOW MUCH INFORMATION YOU CAN PROVIDE IN THE MEBTING. THE CONTENTS AND AMOUNT OF YOUR PRESENTATION ABOUT THOSE TWO PRODUCTS ARE SUFFICIENT? WE HAVE NOT PROPOSED ANY FORMAL SURVEY TO YOUR SIDE.

ANYWAY. PLEASE LET US KNOW WHAT YOU HAVE IN YOUR MIND ABOUT WHAT TO DISCUSS FOR ABOVE TWO PRODUCTS.

#### << OTHERS >>

- HOW TO WORK WITH KEY CUSTOMERS (HP/SUN/IBM/DEC/COMPAQ...)
- AD. PLAN/DOCUMENTATION
- PROMOTION TRIP PLAN

IF YOU FIND ANY QUESTIONS, PLEASE TLE US KNOW. WE WILL BE WAITING FOR YOUR CONFIRMATION ON AGENDA, AND YOUR ATTENDANCE.

REGARDS

4

FAX TRANSMITTAL FROM NMDC

Page 1 of 33

TO: T.Watanabe 24-66140

Sept 25, 1991

C T. Akashi 24-66410

CC T.Takahashi 24-66410

CC M.Arimura 24-66410

CC A.Nagami 24-66150

CC H.Sussman NT0145

C J.Kelley NT0105

CC T.Matsuda 24-66140

C Y.Hachiya 24-66140

FM: P.Barratt NT0145

RN: NMDC9109251

RE: JEDEC SRAM Pinout standards activity

#### Summary

Task group meeting on Sept 17., main meeting on Sept. 18. Significant industry activity in wide SRAMs.

-Toshiba 1M wide SRAM pinout will be balloted.

383 -PLCC vs SOJ/TSOP II controversy remains unsolved.

306 -Mitsubishi proposal for fast address option.

387. -AT&T x36 proposal.

318 -Toshiba 256K x 16 proposal.

3\*4\* -AT&T 64K x 16/18 PLCC proposal.

- IDT responds to patent issue on burst mode.

- Motorola proposes JTAG for SRAMs.

- Motorola proposes fine pitch packaging for fast SRAM.

### Task Group Meeting

Toshiba In december 1990, Toshiba made a first showing of a proposed pinout family for wide SRAMs from 16K x 16/18 to 4M x 16/18 in both synchronous and asynchronous versions. These are shown as attachments 1a through 1j. At that time, there was considerable concern that only two pair of power/ground pins are provided for 18 I/Os and the logic core. At the next meeting in San Diego, Toshiba presented data taken from silicon that showed adequate performance. The committee noted that this data was only taken at room temperature and requested data taken at worst case corners. At the next meeting in Anchorage, Toshiba showed data taken at temperature to support their claims. The rest of the members appear to remain unconvinced.

Additionally, the topic of PLCC versus SOJ was debated. As shown in attachment 2, Toshiba demonstrated that the lead lengths for the power/ground pins are shorter for the SOJ.

After showing the proposal for 9 months, Toshiba wanted to go to ballot. A compromise position was worked out where only the 1M synchronous in SOJ, x8/9 and x16/18 would be balloted (1c and 1d).

Attachment 3a through 3e shows Motorola suggested pinouts that would strike a compromise between the Toshiba proposal and the need for more power pins. The committee felt, however, that it was not desirable to violate the standard 21-C for the 52 pin PLCC (attachment 4). Motorola and AT&T admitted that their choice of PLCC over SOJ was based on near term package availability and that future devices would be in SOJ. It was brought out that there is a standard TSOP II package for the 16M DRAM with 50 pins and a 400 x 825 outline. This package, however would not be as readily available to SRAM houses. Note that the Motorola PLCC proposal provides two power/ground pairs for the logic core. This item was discussed at the Pheonix meeting and some companies such as Cypress felt that only one would be required. At the Philadelphia meeting, the general consensus appeared to be that two will be needed.

Attachment 5a, 5b, and 5c are a Cypress PLCC proposal for the x16, x18, and burst mode parts. Note that the core logic power is provided at top and bottom, not from the sides as in the Motorola proposal. Cypress backed away from this proposal in favour of staying closer to the existing standard.

Mitsubishi. Attachment 6a and 6b is the Mitsubishi proposal to make the lowest order address pin (A0) an optional 'fast address' pin where the access time is 75% or less of the standard acess time. Sheet 6b is intended to show the implementation and is not meant to suggest an actual pinout.

AT&T. Attachments 7a and 7b are an AT&T proposal for x36 devices in 132 pin PQFP. There was little discussion on this item.

Toshiba. Attachment 8a through d is the Toshiba proposal for a 'slow' 256K x 16 SRAM in DIP and SOJ. By defining the part as 'slow', the issue of the number of power/ground pins was hopefully avoided. This device was not intended to contradict Toshiba's agreement to consider more pins for fast SRAMs over 1M.

#### Main Meeting

Toshiba. It was agreed to ballot the Toshiba 64K x 16/18 proposal as outlined above.

AT&T. Attachment 9 shows the results of the task group's discussions on 52 pin PLCC pinout. This was redrawn from the meeting notes for the purposes of clarity. Note that at this time, the SRAM group does not have a proposal to make for the 52 pin PLCC standard.

<u>IDT.</u> Attachment 10 is the letter from IDT regarding their position on their patent application. It is a requirement of JEDEC that companies holding a patent of a JEDEC standard feature will offer a license for a 'reasonable' fee or royalty. The committee will rewrite IDT's letter to reflect these requirements.

Motorola. Motorola introduced a proposal for implementing JTAG on SRAMs by providing 4 additional pins on the bottom of a dual in line package. They committed to provide more details at the next meeting. Motorola also introduced the concept of using fine pitch TSOP packages at the 16 M level. Since the die are becoming larger, the use of a fine pitch package could proved additional pins without a board are penalty. It was further suggested that such devices all have the same pin count since the package size will be dictated by die size, not pin count.

#### Conclusions

The pinouts and packages for the wide SRAMs are in a state of flux but appear to be settling on the 52 pin PLCC for the near term. It is evident that many more companies are now considering this area compared with 9 months ago. Toshiba has the lead and will probably be in the market this year. Sharp may be a close second.

The burst SRAM, a subset, is under consideration by at least Motorola, Cypress, AT&T, and NEC. It is imperative that this be followed up on. At the moment, the NECEL proposal for a two way set associative device has not been surveyed by other vendors with their customers but has evoked interest.

Thank you and Best Regards

INTERNAL MEMO NEC ELECTRONICS INC NATICK MEMORY DESIGN CENTER NATICK, MA. 01740

TO: A. Nagami 24-66150

FM: H. Sussman .EU3150

Attached are the presentations on low voltage from the last JEDEC JC35 meeting. I have also enclosed the presentation material from my task group. We reviewed the responses from survey ballot JC35-91-184 and arrived at a consensus for the DC characteristics. The consensus position was approved for formal ballot by a vote of 34:8. (There were 27 companies that submitted the survey ballot. NEC did not choose to respond to the survey ballot. You have previously received a copy of all of the ballot responses.) Note that there was considerable interest in the addition of AC characteristics and undershoot, but there was not any agreement on what the values should be.

Standard 8.1 task group

Charter proposal to JEDEC Council

Survey Ballot 91-52 and 91-104 results

xxx Definition of an "Interface" Standard

Motorola Equal Center Supply Std

(Low Voltage Battery Operated and Low Voltage CMOS)

Siemens Low Voltage I/O Spec.

Hitachi - Internal division's Low Voltage requests

Toshiba Proposed 3.3V I/O Spec.
IBM Proposed 3.3V I/O Spec.
MosAid Comments on IBM's proposal
TI Proposed 3.3V I/O Spec.

TI 4M DRAM Output characteristics. Mitsubishi Proposed 3.3V DRAM I/O Spec. Sony Comments on 3.3V Input levels

Samsung Proposed output load Motorola Proposed output load Intel Proposed output load

Atmel Industry Data Sheets
IDT Logic Device Data Sheet and Low Voltage Proposal

XEROX GTL Interface

MosAid Active feedback Output Buffer

To: H. Sussman EU3150 (NT0200)

H: K. Tokushige 24-66130

RE: JEBEC (May, 1991) Report from you

you reported that DRAM Self Refresh.

Mode and Gophins DRAM were all approved

for Eallot.

But I bibuit see your presentation material.

(1) 965 send your proentation materials

a responsibility for those devices, So I sus-FTC 00561 have to manage all of Information,

Pls send your presentation Material 2
before JEDEC Heeting for discussion
and My approval.

Dest Perards

### 

To:

H. Sussman (NT0145)

9/13/90

1 of 4

From: H. Ikeda (24-66120)

Re:

x16 VRAM; two WE two CAS control

Rn:

ASM-D-091390-1

CC:

C. Conkle (MV4572)

S. Forman (NT0145)

O. Kimura, M. Hayashi, Y. Hoshino (24-66120)

Attatched are our proposal conserning two WE and two CAS control on x16 VRAM.

Key points are follows.

- 1. Data latch timing is common for both bytes.
- 2. For block write, "MASK DATA" will be latched respectively to upperbyte and lower-byte.

For DQ0-7, column mask data wil be latched by DQ0-3.

For DQ8-15, column mask data will be latched by DQ8-11.

The reason why we propose these way is to eliminate too complicated write/read operation, I also attached several examples to show complexity (difficulty). Please make use these materials for the discussion that will be held in next JEDEC meeting. And I also ask you to send this information to Tony Balistreri and get his opinion. I believe these proposal may be supported by TI/Toshiba/Hitachi. After JEDEC discussion, please let me know the results A.S.A.P.

If you need more detailed information, please contact me.

Best regards. Direct. Ikeda TO: Mr. H. Sussman (EU3150)

CC: Z. MATSUDA, T. WATANABE (24-66140)


FM: Y. KOBAYASHI (24-66140)

Attached are copies of 1M density x8/x9/x16/x18 Sync. SRAM JEDEC proposals.

We will soon start the design of 1M density x8/x9/x16 /x18 SRAMs. But standard pinouts is not yet fixed at present. We would like to know which proposal of Motorola or Joshiba will be standardized. Recently we have heard that the Toshiba proposal becomes major.

So, please let us know the latest information which you have. If possible, please inform us by May 8th (Fax machine will stop on April 27th to May 6th (golden week)).

Best. Regards



WIDE 1M TTL COMMON I/O SYNCHRONOUS SRAM FAMILY

Rev 4

# WIDE 1M TTL COMMON I/O SRAM FAMILY (SYNCHRONOUS)

TOSHIBA PROPOSAL

																		<del></del>
									64K×18									
	,			/					64K×16					/				
	/		/						128K×9.4	<u>.</u>								
	,								128K×8		`		`		•		•	
		<del>/ ,</del>		-		ires!		/		`~ `	18312	<u> </u>	<b>Y</b> 13	FEE		<del></del>		-
<u> </u>	1	A	1					님	44PIN	F	1		1	1	44	^	44	4
<u> </u>	2	۸	2		4	型		у.		.H	ŢŢ,		M	318	43	A	43	
A	3	٨	3	NC	1	NC	1	q	36PIN	P	36	NC	36	Δ	42	٨	42	Δ
A	4	٨	4	A	2	A	2			þ	35	A	35	٨	41	ŌΕ	41	OE
A	5	٨	5	٨	3	A	3	Q		þ	3.4	A	34	A	40	OB	40	QB)
CE	6	CE	8	A	4	A	4	q		þ	7	٨	33	A	39	LB	39	CB
DQ.	7	DQL	7	A	5	A	5	Q		Þ	32	A	32	<u>OE</u>	38	DQυ	38	000
DQ.	8	DiŞ.	g	Œ	6	CE	6	d			31	ठष्ट	31	9	.37	₽Qu	37	⊃೪೮
DQ.	8	DG		ÐQ		DQ	7			<b>D</b> *7	30	DQ		, , T	36	ניבּם	36	ລອ <sup>ກ</sup>
عورا	10	DQL	10	100		DQ	8				1,6	DQ	;	•	35	₽ąu	35	೨೪೮
٧؞؞	11	Vee		·!	······································	Vcc	9	d			1.4	5.5	20	ۇد	34	Vss	34	V'93
Vss	12	VSS		5 00		V SS	10		~	<u> </u>	27	Vcc	27	V∝	33	Yec	33	Vcc
DQ:	13	DQ:	<u> </u>	-   2014	•	DQ	11				26	DQ	26	DQ	32	הצם	32	DQu
DQ.	14	DQ:		DQ		DQ	12			5	25	DQ	25	DQ	31	DQU	31	DQu
DQ	15	DQ.	15	WE	13	WE	13			$\bar{\exists}$	24	CLK	24	CLK	30	טפט	30	DQu
DQL	16	DQ.	16	A	14	· 🗡	14	l 7		טטט	23	A	23	A	29	pQu	29	DQU
DQ		WE	17	A	15	A	15	1 7		Б	22	A	22	A	28	+	-	pqu
WE	18	A	18	<u> </u>	16	A	16			F	21	1	21	A	27	A	27	CLK
A	19	<u> </u>	19	A	17	<u>, , , , , , , , , , , , , , , , , , , </u>	17			K	20	1	20	A	28	1	26	A
^	20	1	20	NC	18	NC	18		,	K	19	<u>'`</u>	19	<u></u>	25	\ \ \ \	25	A
	-	<del> </del> -		P. L.	30					~K	13		200	1	24	1	24	A
<u> </u>	21	A	1	疆			2. 3			H					23	+	+	A
Α_	22	NC	22	11.76						لل	43.4			14.5	3 43	1,,,0	1 23	1

DQL : Lower Byte DQu : Upper Byte

Package Width	SOJ / DIP	JEDEC status
128X×8	TBD/TBD	proposal by another vendor
28K×9	TBD/TBD	proposal by another vendor
64K×16	400 / -	proposal (1st showing) by TSB
64K×18	400 / -	proposal (1st showing) by TSB

9

H S - 8 2



# Toshio Nakajima President and Chief Operations Officer NEC Electronics America, Inc.

Mr. Toshio Nakajima is president and chief operations officer of NEC Electronics Inc. He is responsible for overseeing day-to-day operations and delivering company strategies and goals as set forth by the chairman and chief executive officer and the board of directors. With Mr. Nakajima's wide-ranging experience and talents, he will continue promoting NEC's presence as a strong supplier of both LSI solutions and electronic products to its broad range of customers.

Mr. Nakajima has held a variety of high-level management positions in his more than 30 years with NEC Corporation. He recently served as the general manager of NEC Corporation's 1st System LSI and System Microdivisions, and also held the positions of chief manager of development and department manager in the System Micro division.

Mr. Nakajima additionally has played an active role in assisting other companies to realize their goals, and he has served on DataPath's board of directors.

Mr. Nakajima holds a bachelor's degree in engineering from Kyoto University in Japan. He is based in NEC Electronics' headquarters facility in Santa Clara, California.



HOME - MY DOCUMENT LIBRARY TECHNICAL SUPPORT SALES CENTERS PRODUCT LINEUP



#PRODUCT CATEGORY ... SELECT PRODUCT

**NEWS 2001** 

NEC Electronics Inc. Appoints New President and Chief Operations Officer

SANTA CLARA, Calif.- August 22nd, 2001 NEC Electronics Inc. today announced the appointment of Toshio Nakajima as president and chief operations officer (COO). In his new role, Nakajima will oversee day-to-day operations at NEC Electronics and will be responsible for delivering on the company's strategies and goals as set forth by the chairman and CEO and board of directors. Nakajima, who has held a variety of high-level management positions in his more than 30 years at NEC Corporation, will report directly to Hirokazu Hashimoto, who will remain as chairman and CEO of NEC Electronics.

"We are extremely fortunate to have a new president with the breadth of experience and knowledge that Mr. Nakajima brings with him," said Hashimoto. "We plan to utilize his talents to continue promoting NEC's presence as a strong supplier of both System LSI solutions and electronic products, in turn enabling us to provide a broader range of solutions to our customers."

Nakajima has most recently served as the general manager of NEC Corporation's 1st System LSI and System Micro divisions. He also held the positions of chief manager of development and department manager in the System Micro division. Nakajima holds a bachelor of engineering degree from Kyoto University in Japan.

About NEC Electronics Inc. NEC Electronics Inc., headquartered in Santa Clara, Calif., is one of the leading developers, manufacturers and suppliers of semiconductor products in the United States. Committed to meeting customers' cost, performance and time-to-market requirements, the company offers solutions ranging from standard products to system-on-a-chip (SOC) solutions, as well as customized products for next-generation designs. NEC Electronics also offers customers the benefits of a local manufacturing facility in Roseville, Calif., and the global manufacturing capabilities of its parent company, NEC Corporation (NASDAQ: NIPNY). For more information about products offered by NEC Electronics Inc., please visit the NEC Electronics web site at <a href="http://necelam.com">http://necelam.com</a>.

###

#10808

NEC Electronics Inc. is either a registered trademark or trademark of NEC Corporation in the United States and/or other countries. All other registered trademarks or trademarks are property of their respective owners.

PRIVACY TERMS SITE MAP

NEWSROOM EMPLOYMENT COMPANY INFO NEC GLOBAL GATEWAY

## UNITED STATES OF AMERICA BEFORE THE FEDERAL TRADE COMMISSION

	)	
In the Matter of	)	
	)	Docket No. 9302
RAMBUS INCORPORATED,	)	
a corporation.	)	
	)	

#### **CERTIFICATE OF SERVICE**

I, IJay Palansky, hereby certify that on December 23, 2002, I caused a true and correct copy of the Rule 3.22(f) Declaration of Steven M. Perry in Support of Rambus Inc.'s Motion to Compel NEC Electronics, Inc. to Produce Documents in its Parent Company's Possession Responsive to the Subpoena Served by Rambus Inc. to be served by facsimile at 415-371-1211, to be followed by overnight delivery, to Thelen, Reid & Priest LLP, counsel for NEC, at 101 Second Street, Suite 1800, San Francisco, California 94105, and the following persons by hand delivery:

Hon. James P. Timony Administrative Law Judge Federal Trade Commission Room H-112 600 Pennsylvania Avenue, N.W. Washington, D.C. 20580

Donald S. Clark, Secretary Federal Trade Commission Room H-159 600 Pennsylvania Avenue, N.W. Washington, D.C. 20580

Richard B. Dagen Assistant Director Bureau of Competition Federal Trade Commission 601 Pennsylvania Avenue, N.W. Room 6223 Washington, D.C. 20580 M. Sean Royall
Deputy Director, Bureau of Competition
Federal Trade Commission
Room H-378
600 Pennsylvania Avenue, N.W.
Washington, D.C. 20580

Malcolm L. Catt Attorney Federal Trade Commission Room 3035 601 Pennsylvania Avenue, N.W. Washington, D.C. 20580

IJay Palansky	 	

## UNITED STATES OF AMERICA BEFORE THE FEDERAL TRADE COMMISSION

	)	
In the Matter of	)	
	)	Docket No. 9302
RAMBUS INC.,	)	
a corporation,	)	
	)	

#### **CERTIFICATION**

I, Steven M. Perry, hereby certify that the electronic copy of RULE 3.22(f) DECLARATION OF STEVEN M. PERRY IN SUPPORT OF RAMBUS INC.'S MOTION TO COMPEL NEC ELECTRONICS, INC. TO PRODUCE DOCUMENTS IN ITS PARENT COMPANY'S POSSESSION RESPONSIVE TO THE SUBPOENA SERVED BY RAMBUS INC. accompanying this certification is a true and correct copy of the paper original and that a paper copy with an original signature is being filed with the Secretary of the Commission on December 23, 2002 by other means.

Dated: December 23, 2002 /s/

Steven M. Perry