Security Enhanced Linux
What's New
Frequently Asked Questions
Background
Documents
License
Download
Participating
Mail List
Archives
Remaining Work
Contributors
Related Work
Press Releases
Information Assurance Research
NIARL In-house Research Areas
Mathematical Sciences Program
Sabbaticals
Computer & Information Sciences Research
Technology Transfer
Advanced Computing
Advanced Mathematics
Communications & Networking
Information Processing
Microelectronics
Other Technologies
Technology Fact Sheets
Publications
Related Links
|
Method of Bumping a Thin WaferAliases:Low profile SiPTechnical Challenge:Portable electronic devices such as PDAs are pushing the limits of electronic miniaturization. The drive to get more performance with limited physical space requires a continuous improvement in densifying electronic assemblies. Even the thickness of the integrated circuits is being reduced. At the same time, high yields and manufacturability processes are needed to keep costs down.Description:This invention addresses fabricating very thin wafers with solder bumps for advanced chip-scale packaging that eliminates technical problems such as handling and alignment associated with flip-chip attachment. By using this method, extremely thin chip scale packages can be manufactured reliably, with high yield, and using standard equipment sets.Demonstration Capability:Samples available for evaluation. Run sheets for the method are available. Process demonstrations are also available.Potential Commercial Application(s):Portable electronic devices, high density and high-speed electronic modules, and ultra-miniature chip assemblies.Patent Status:Patent Application has been filed with USPTO. (Updated)Reference Number: 1351If you are interested in exploring this technology further, please call 443-445-7159 or express your interest in writing to the: National Security Agency |
|
Date Posted: Jan 15, 2009 | Last Modified: Jan 15, 2009 | Last Reviewed: Jan 15 2009 |