

Highly Pixelated Hypertemporal Sensors for Global Awareness Grand Challenge



Sandia National Laboratories

Tom Cilke - PM, Rex Kay - PI - System Engineering, Joy Barker, Jeff Mercier - Packaging, Subhash Shinde, Sita Mani, Rajen Chanchani, Tom Swiler, Dahwey Chu - Silicon Circuits, Dave Campbell, James Levy, Michael Holmes, Bill Cavanaugh, Robert Lovejoy, Ken Wojciechowski - Optical Interconnect, Alan Hsu, Darwin Serkland

Grand Challenge Vision

"See everything, everywhere, always, and do it fast"

Develop new focal plane array (FPA) architectures and key enabling technologies in preparation for the future production of advanced very large, high pixel count, very high sample rate FPAs for full-earth persistent monitoring, fast event detection and national security missions.

Emphasis on preserving transient information of interest while suppressing an enormous volume of background data

Sandia's remote sensing systems are not used for imaging, but rather for transient signal detection, recording, and processing


Program Goals

Grand Challenge Vision

Program goal was not to realize a fully functional focal plane array. Rather the program goal was to develop critical enabling technologies to accelerate the realization of future state-of-the-art FPAs in advance of a specific mission applications.

- Packaging and Assembly**
 - Demonstration of 2- & 3-layer (with through-wafer via) daisy chain structures
 - Size compatible with 2K x 2K 30- μ m pitch FPA
 - 4 x 4 array of 15.36-mm signal processing stacks
 - Layer-layer interconnect density compatible with FPA
 - Demonstration of passives, optoelectronics, and next assembly integration
- Silicon Circuits**
 - Design, fabrication and test of "flat" signal processing concept
 - Demonstration of extensible 3D design concept
- High-speed Data Interconnects**
 - Low-temperature VCSEL fabrication, test, reliability assessment
 - Next assembly integration design and fabrication
 - Transmitter / Receiver prototype demo
- System Modeling and Analysis**
 - Mission analysis and full-system modeling tools in place
 - Background, clutter, target simulation

HTS Technology Development: Coupled, Parallel Paths



Problem

Why are Large FPAs Important?

3D Packaging

3D Circuits

Tiled Scalable Architecture

Silicon Circuits Success

- 1st pass operation
- Demonstrated operation
- Top-down system design
- Built-in test capability

Opto Interface Success

Sandia 200 K-optimized VCSEL's designed and demonstrated. Custom low-power driver/MUX IC designed and delivered by Horowitz group from Stanford University.

MUX/Driver function demonstrated at ~4.5mW/ch at 30Gb/s

With shared PLL (~20mW) and VCO (~10mW) and 10mW for VCSEL's estimate power consumption for 4-ch 12Gb/s transmitter at ~70mW.

Power consumption reduced by factor of >30 compared to COTS components (2.5W at 30Gb/s)

Optimize optical package developed and demonstrated. Small footprint, rugged, no optical feedback/crosstalk

Packaging Success

Provides clear enabling advantages:

1. Ability to fabricate large FPAs
2. Increased yields over traditional reticule stitching techniques
3. Enables development of innovative advanced pixel and FPA architectures
4. Applicable to other microelectronic circuits

Impact

HTS Focal Plane Concept - Technologies developed on this Grand Challenge are key to realizing future FPAs for the most challenging national security remote sensing missions.