text-only page produced automatically by LIFT Text Transcoder Skip all navigation and go to page contentSkip top navigation and go to directorate navigationSkip top navigation and go to page navigation
National Science Foundation Home National Science Foundation - Engineering (ENG)
 
Engineering (ENG)
design element
ENG Home
About ENG
Funding Opportunities
Awards
News
Events
Discoveries
Publications
Advisory Committee
Career Opportunities
General Info
Strategic Plans and Reorganization Docs
See Additional ENG Resources
View ENG Staff
ENG Organizations
Chemical, Bioengineering, Environmental, and Transport Systems (CBET)
Civil, Mechanical and Manufacturing Innovation (CMMI)
Electrical, Communications and Cyber Systems (ECCS)
Engineering Education and Centers (EEC)
Emerging Frontiers in Research and Innovation (EFRI)
Industrial Innovation and Partnerships (IIP)
Proposals and Awards
Proposal and Award Policies and Procedures Guide
  Introduction
Proposal Preparation and Submission
bullet Grant Proposal Guide
  bullet Grants.gov Application Guide
Award and Administration
bullet Award and Administration Guide
Award Conditions
Other Types of Proposals
Merit Review
NSF Outreach
Policy Office
Additional ENG Resources
ENG Committee of Visitor (COV) Reports
General Information
Other Site Features
Special Reports
Research Overviews
Multimedia Gallery
Classroom Resources
NSF-Wide Investments

NSF-SIA/NRI Graduate Student and Postdoctoral Fellow Supplements to NSF Centers in Nanoelectronics (NSF 07-051)  Crosscutting Programs

CONTACTS

Name Dir/Div Name Dir/Div
Lawrence  Goldberg ENG/ECCS  Ulrich  Strom  
Sankar  Basu     

PROGRAM GUIDELINES

Apply to PD 07-051 in FastLane. (standard Grant Proposal Guidelines) apply.)

SYNOPSIS

See the Dear Colleague Letter, NSF 07-051, announcing this opportunity at http://www.nsf.gov/publications/pub_summ.jsp?ods_key=nsf07051.

The National Science Foundation (NSF) in cooperation with the Semiconductor Industry Association (SIA) through the industry’s Nanoelectronics Research Initiative (NRI) is again offering supplemental funding opportunities to NSF centers involved in nanoelectronics research to support additional graduate students and postdoctoral fellows to work in collaborative efforts with participating NRI company assignees on exploring new concepts beyond the scaling limits of CMOS (Complementary Metal Oxide Semiconductor) technology. These joint efforts are intended to enhance nanoelectronics research and education, strengthen industry linkages with NSF centers, and develop future cadres of industry and faculty researchers to help drive the field. The NSF Directorates participating are Engineering (ENG), Mathematical and Physical Sciences (MPS), and Computer and Information Science and Engineering (CISE).

The supplement requests shall be for research consistent with the mission of the NSF centers that has the potential to meet the needs of the NRI: (i) discovery of a novel non-charge based logical switch as a successor to CMOS technology; and (ii) novel architectures for efficient computation with post-CMOS devices. All NSF centers and networks involved in nanoelectronics research are eligible to apply, including those that were awarded supplements in previous competitions.

Abstracts of Recent Awards Made Through This Program



Print this page
Back to Top of page
  Web Policies and Important Links | Privacy | FOIA | Help | Contact NSF | Contact Webmaster | SiteMap  
National Science Foundation Engineering (ENG)
The National Science Foundation, 4201 Wilson Boulevard, Arlington, Virginia 22230, USA
Tel:  (703) 292-5111, FIRS: (800) 877-8339 | TDD: (800) 281-8749
Last Updated:
October 4, 2007
Text Only


Last Updated: October 4, 2007