

The CDF Silicon Vertex Trigger


Beauty 2005


Mauro Dell'Orso
Istituto Nazionale di Fisica Nucleare
Pisa – Italy

SVT




- CDF and the [Silicon Vertex Trigger \(SVT\)](#)
- Motivations
- Design
- Performance
- Upgrade
- Conclusions







ϕ -sector




- Trigger on B hadronic decays
 - B physics studies, eg. CP violation in B decays, Bs mixing
 - new particle searches, eg. Higgs, Supersymmetry
- A b-trigger is particularly important at hadron colliders
 - large B production cross section for B physics
 - high energy available to produce new particles decaying to b quarks
 - overwhelming QCD background $O(10^3)$
 - need to improve S/B at trigger level
- Detect large impact parameter tracks from B decays using the fact that $\tau(B) \approx 1.5$ ps

Technical challenge!





Transverse view



Inputs:

- L1 tracks from XFT (ϕ , p_T)
- digitized pulse heights from SVX II

Functionalities:


- hit cluster finding
- pattern recognition
- track fitting

Outputs:

- reconstructed tracks (d , ϕ , p_T)




7.6 MHz Crossing rate




- 45 kHz input rate
- $O(10^3)$ SVX strips/event
- 2-D low-res COT tracks




- Latency $O(10)$ μ sec
- No Dead Time
- Resolution \approx offline


1. Find low resolution track candidates called "roads".
Solve most of the pattern recognition




2. Then fit tracks inside roads.
Thanks to 1st step it is much easier







- Dedicated device: maximum **parallelism**
- Each pattern with **private comparator**
- Track search **during** detector **readout**




- **Undoable with standard electronics (90's)**
 ⇒ **Full custom VLSI chip** - 0.7 μ m (INFN-Pisa)
- **128 patterns, 6x12bit words each**
- **Working up to 40 MHz**



- **Limit to 2-D**
- **6 layers: 5 SVX + 1 COT**
- **~250 micron bins ⇒ 32k roads / 30⁰ φ sector**
- **>95% coverage for $P_t > 2$ GeV**



AM chip internal structure



ONE PATTERN






- Track confined to a road: fitting becomes easy
- Linear expansion in the hit positions x_i :
 - $\text{Chi}^2 = \text{Sum}_k (c_{ik} x_i)^2$
 - $d = d_0 + a_i x_i$; $\text{phi} = \text{phi}_0 + b_i x_i$; $\text{Pt} = \dots$
- Fit reduces to a few scalar products: fast evaluation
 - (DSP, FPGA ...)
- Constants from detector geometry
 - Calculate in advance
 - Correction of mechanical alignments via **linear** algorithm
 - fast and stable
 - A tough problem made easy !

Non-linear geometrical constraint for a circle:

$$F(x_1, x_2, x_3, \dots) = 0$$



But for sufficiently small displacements:

$$F(x_1, x_2, x_3, \dots) \sim a_0 + a_1 \Delta x_1 + a_2 \Delta x_2 + a_3 \Delta x_3 + \dots = 0$$

with constant a_j

(first order expansion of F)

6 coordinates: $x_1, x_2, x_3, x_4, x_5 (P_T), x_6 (\phi)$

3 parameters to fit: P_T, ϕ, d

3 constraints


tangent plane:


$$\sum_1^6 a_i x_i = b$$


track parameters:


$$d \approx c_0 + \sum_1^6 c_i x_i$$

Linear approximation is so good that a single set of constants is sufficient for a whole detector wedge (30° in ϕ)












AM Board

SVT



Orso

Two paths

@ $3 \times 10^{31} \text{ cm}^{-2} \text{ s}^{-1}$

• L1:

- Two XFT tracks
- $P_{\text{T}} > 2 \text{ GeV}; P_{\text{T}1} + P_{\text{T}2} > 5.5 \text{ GeV}$
- $\Delta\phi < 135^\circ$

• L2:

- $d_0 > 100 \mu\text{m}$ for both tracks
- Validation of L1 cuts with $\Delta\phi > 20^\circ$
- $L_{xy} > 200 \mu\text{m}$
- $d_0(B) < 140 \mu\text{m}$

Two body
decays

• L1:


- Two XFT tracks
- $P_{\text{T}} > 2 \text{ GeV}; P_{\text{T}1} + P_{\text{T}2} > 5.5 \text{ GeV}$
- $\Delta\phi < 135^\circ$

• L2:




- $d_0 > 120 \mu\text{m}$ for both tracks
- Validation of L1 cuts with $\Delta\phi > 2^\circ$
- $L_{xy} > 200 \mu\text{m}$
- ~~$d_0(B) < 140 \mu\text{m}$~~

Many body
decays

$B^0 \rightarrow \text{had} + \text{had}$ Trigger






The SVT advantage:
3 orders of magnitude




- Good tracks from just 4 closely spaced silicon layers
- I.p. as expected due to the lack of curvature information



impact parameter distribution






$$\langle d \rangle = Y_{\text{beam}} \cos\phi - X_{\text{beam}} \sin\phi$$






ObjectMon #100 SVTMonitor Slide Show


D⁰ invariant mass







Reduce SVT processing time: $c_1 + c_2 * N(\text{Hit}) + c_3 * N(\text{Comb.})$

1. More patterns → thinner roads
2. Move Road Warrior before the HB
3. New TF++, HB++, AMS++, AM++ @ > 40MHz







Dead Time vs. L1 Accept Rate



- Standard Cell UMC 0.18 μm
10x10 mm die - 5000 patterns
6 input hit buses
tested up to 40 MHz, simulated up to 50 MHz
- 116 prototype chips on September 2004
MPW run – low yield 37%
- 3000 production chips on April 2005
good yield 70%
private masks → better process parameter tuning
for dense memory








Next challenge is silicon tracking
at both Level 1 & Level 2





Fast Track (FTK)



- The design and construction of SVT was a **significant step forward** in the technology of fast track finding
- We use a massively parallel/pipelined architecture combined with some innovative techniques such as the **associative memory** and **linearized track fitting**
- Performance of SVT is as expected
- CDF is **triggering on impact parameter** and collecting data leading to significant physics results
- B-physics, and not only, at hadron colliders substantially benefits of **on-line** tracking with **off-line quality**



BACKUP SLIDES




Finds $p_T > 1.5 \text{ GeV}$ tracks in $1.9 \mu\text{s}$


For every bunch crossing (132 ns)!

$$\sigma(1/p_T) = 1.7\%/\text{GeV}$$

$$\sigma(\phi_0) = 5 \text{ mrad}$$

96% efficiency





- Tracking system
 - central outer tracking (COT)
 - silicon tracking (SVX II & ISL)
- three-level trigger
 - L1: 5.5 μ s pipeline
 - XFT: L1 2D COT track
 - L2: ~20 μ s processing time
 - two stages of 10 μ s
- SVT at stage 1 of L2
 - SVX II readout
 - hit cluster finding
 - pattern recognition
 - track fitting



2005 Trigger Performance & Limitations


SVT

Level	Input rate	Output rate	Potential limitations Current limitation	Future upgrades	2006 Output rate
1	~1MHz	25kHz (spec 45kHz)	<ul style="list-style-type: none"> •Silicon readout •SVT processing time •L2 processing time 	<ul style="list-style-type: none"> •XFT upgrade •SVT upgrade •L2 Pulsar DONE 	25kHz (higher at low lum)
2	25kHz	400Hz (spec 300Hz)	<ul style="list-style-type: none"> •Readout (non Si) •Event builder •L3 processing 	<ul style="list-style-type: none"> •TDC modification •Event builder •Faster L3 nodes 	1kHz
3	380Hz	85Hz (spec 75Hz)	<ul style="list-style-type: none"> •CSL/data logging 	<ul style="list-style-type: none"> •Parallel logger 45 MB/s •CSL upgrade >60MB/s 	100Hz

Rates are "peak rates that we can achieve with good livetime."

Instead of looking for hit combinations such that $f(x_1, x_2, x_3, \dots) = 0$

1. Build a database with all patterns corresponding to “good” tracks
2. Compare hits in each event with all patterns to find track candidates




In this example:
Straight lines, 5 layers, 12 bins/layer


⇒ Total number of patterns $\sim (12)^2 \cdot (5-1) = 576$


- **Pattern recognition** and **track fitting** done separately and pipelined


Pattern recognition with Associative Memory (AM)
 highly parallel algorithm
 using coarser resolution to reduce memory size



Fast track fitting with linear approximation
 using full resolution of the silicon vertex detector









SVT: board count

SVT

- **Hit Finders** 42
- **Mergers** 16
- **Sequencers** 12
- **AMboards** 24
- **Hit Buffers** 12
- **Track Fitters** 12
- **Spy Controls** 8
- **XTFA** 1
- **XTFB** 2
- **XTFC** 6
- **Ghostbuster** 1



INFN





INFN & Geneva




University of Chicago


TOTAL 136 + spares



b0svt00




b0svt07




b0svt06




b0svt05



b0svt01



b0svt02



b0svt03



b0svt04

SVT data volume requires parallelism



Reduces gigabytes/second to megabytes/second

Peak (avg): 20 (0.5) GB/s \longrightarrow 100 (1.5) MB/s

Rates within bandwidth @ 0.7×10^{32}

- Level 1: 20 kHz (bw 50 kHz)
- Level 2: 39 Hz (bw 300 Hz)
- Level 3: negligible


Expected yields in run II (2 fb^{-1})

Mode	Events
$B_d \rightarrow \pi^+ \pi^-$	15,200
$B_s \rightarrow D_s \pi$	10,600
$B_s \rightarrow D_s \pi\pi\pi$	12,800
$B_s \rightarrow D_s^* \pi$	9,400
$D^* \pi$	300,000
$Z \rightarrow b\text{-}b\text{bar}$	32,000

angle γ at few degrees level

5σ sensitivity up to $x_s \sim 40$

N.B. : yields without SVT \Rightarrow O(1) event !



What we promised.... From SVT TDR ('96) using offline silicon hits and offline CTC tracks




SVT performance


Not just impact parameter

Loop on all SVT-COT track pairs and compare parameters

ϕ : SVT - COT



Curvature: SVT - COT






- Two Major Components
 - **Calorimeter Triggers:** Jets, electrons, photons, etc. ~4-5 kHz
In SVT:
 - L1_JET10_&_ΣET90 (Higgs multijet)
 - L1_TWO_TRK2_&_TWO_CJET5 (Z→bb)
 - L1_MET15_&_TWO_TRK2 (Higgs Z → νν) ~2 kHz
 - L1_TWO_TRK10_DPFI20 (Di TAU exotic)
 - L1_EM8 (Gamma + bjet)
 - L1_CEM4_PT4 (B electron)
 - L1_CMUP6_PT4 (B muon)
 - **Hadronic B Decays:** Two XFT tracks ~11-12 kHz
- Using three classes of B triggers
 - Scenario A
 - $p_T > 2$, $p_{T,1} + p_{T,2} > 5.5$, opp. charge, $\Delta\phi < 135^\circ$; DPS
 - Scenario C
 - $p_T > 2.5$, $p_{T,1} + p_{T,2} > 6.5$, opp. charge, $\Delta\phi < 135^\circ$; PS by 2
 - Low PT
 - $p_T > 2$, $\Delta\phi < 90^\circ$; Heavy DPS, saturate bandwidth
 - Not considered for long-term



Physics Prospects: All-Hadronic B decay Trigger

SVT

Impact parameter from the SVT



Trigger on secondary vertices (B hadrons)

Trigger Strategy

Level 1: 2D COT tracks (XFT)

- Two stiff tracks ($P_t > 2.0 \text{ GeV}/c$)
- Remove back-to-back pairs ($\delta \phi < 135^\circ$)
- Opposite charge

Level 2: SVT tracks

- Two tracks with **large impact parameter**
- Vertex tracks - require positive decay length

Level 3: full event reconstruction

$B_d^0 \rightarrow \pi\pi$ (CP Violation)

$B_s^0 \rightarrow D_s n\pi$ (B_s mixing)

$Z^0 \rightarrow b\bar{b}$ (b-jet calibration / top mass)


$H \rightarrow b\bar{b}$



WHY 4/5? Signal Yields with 4/5



SVT

SVT matched muons



June 2005


Mauro Dell'Orsi







Accurate deadtime model (ModSim) to understand DAQ upgrades

1. Two SRCs in parallel
2. L2 processor upgrade
3. 8→7 bit SVX digit.
4. - 3 μsec in SVT proc.time
5. cut SVT tails above 27 μsec



BUT the recent use of 4/5 in SVT changes the conditions!



CDF DAQ & Trigger



Detector


Raw Data

Design goals

Level 1 pipeline: 42 clock cycles

Level 2 buffer: 4 events

DAQ buffers



Level 1
 • 7.6 MHz Synchronous Pipeline
 • 5544 ns Latency

• 50 kHz accept rate

~20 kHz actual





Level 2
 • Asynchronous 3 Stage Pipeline
 • 20 μs average Latency
 • 300 Hz accept rate


SVT here


~35 μs actual

Tails are important

Extrapolate to high \mathcal{L} with & without upgrades







Large memory cannot be handled by old SVT boards.

The new ones are developed using Pulsar


- Fast enough to handle the new amount of data
- SVT interface built in
- Developers can concentrate on firmware (= board functionalities)

Sequencer + RW


RW remove redundant roads as soon as they are returned by AM sensitively reducing the amount of data handled by the Hit Buffer

Hit Buffer and Track Fitter

- They need to handle larger amount of roads and hits
- Fully exploit the fast logic of the Pulsar




Pulsar PCB, top side




- AM++ and RW with 32k patterns have been already used in test runs for data tacking
- Plan to install **AM++** with **32k pattern** in **July**
- Studies of 128k patterns coverage and efficiency are underway
- Plan to install **TF++** as soon as it will be ready (**August**) then move to **128k**
- **HB++** expected to be installed during fall with **512k** pattern memory

Circular buffers monitor every data link: like a built-in logic analyzer




On-crate monitoring of circular buffers


monitor resolution



monitor acceptance



monitor noisy channels



Sample hits, roads,
tracks at high rate

Check boards against
emulation software

Fit for beam position ...

Why SVT succeeded

Performance:

- Parallel/pipelined architecture
- Custom VLSI pattern recognition
- Linear track fit in fast FPGAs

– Reliability:

- Easy to sink/source test data (many boards can self-test)
- Modular design; universal, well-tested data link & fan-in/out
- Extensive on-crate monitoring during beam running
- Detailed CAD simulation before prototyping
 - See poster by Mircea Bogdan

– Flexibility:

- System can operate with some (or all) inputs disabled
- Building-block design: can add/replace processing steps
- Modern FPGAs permit unforeseen algorithm changes

– Key: design system for easy testing/commissioning

Doing silicon tracking quickly

- Three key features of SVT allow us to do in tens of microseconds what typically takes software hundreds of milliseconds:
 - Parallel/pipelined architecture
 - Custom VLSI pattern recognition
 - Linear track fit in fast FPGAs