# CLASS 711 ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: 711 - 1 MEMORY 711 - 1

1	ADDRESSING COMBINED WITH SPECIFIC	134	Combined replacement modes
	MEMORY CONFIGURATION OR SYSTEM	135	Cache flushing
2	.Addressing extended or expanded	136	Least recently used
	memory	137	Look-ahead
3	.Addressing cache memories	138	Cache bypassing
4	.Dynamic-type storage device	139	No-cache flags
	(e.g., disk, tape, drum)	140	Cache pipelining
5	.For multiple memory modules	141	Coherency
	(e.g., banks, interleaved	142	Write-through
	memory)	143	Write-back
6	.Virtual machine memory	144	Cache status data bit
	addressing	145	Access control bit
100	STORAGE ACCESSING AND CONTROL	146	Snooping
101	.Specific memory composition	147	.Shared memory area
102	Solid-state read only memory	148	Plural shared memories
	(ROM)	149	Multiport memory
103	Programmable read only memory	150	Simultaneous access regulation
	(PROM, EEPROM, etc.)	151	Prioritized access regulation
104	Solid-state random access	152	Memory access blocking
	memory (RAM)	153	Shared memory partitioning
105	Dynamic random access memory	154	.Control technique
106	Refresh scheduling	155	Read-modify-write (RMW)
107	Ferrite core	156	Status storage
108	Content addressable memory	157	Interleaving
	(CAM)	158	Prioritizing
109	Shift register memory	159	.Entry replacement strategy
110	Circulating memory	160	Least recently used (LRU)
111	Accessing dynamic storage	161	. Archiving
	device	162	Backup
112	Direct access storage device	163	Access limiting
	(DASD)	164	With password or kev
113	Caching	165	Internal relocation
114	Arrayed (e.g., RAIDs)	166	Resetting
115	Detachable memory	167	Access timing
116	Bubble memory	168	Concurrent accessing
117	.Hierarchical memories	169	. Memory access pipelining
118	Caching	170	.Memory configuring
119	Multiple caches	171	Based on data size
120	Parallel caches	172	Based on component size
121	Private caches	173	Memory partitioning
122	Hierarchical caches	200	ADDRESS FORMATION
123	User data cache and	200	Slip control misaligning
	instruction data cache	201	boundary alignment
124	Cross-interrogating	202	Address mapping (e.g.,
125	Instruction data cache	202	conversion, translation)
126	User data cache	203	Virtual addressing
127	Interleaved	204	Predicting, look-ahead
128	Associative	205	Directories and tables (e.g.
129	Partitioned cache	200	DLAT, TLB)
130	Shared cache	206	Translation tables (e.g.
131	Multiport cache	200	segment and page table or map)
132	Stack cache	207	Directory tables (e.g., DLAT.
133	Entry replacement strategy		TLB)

## 711 - 2 CLASS 711 ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: MEMORY

208	Segment or page table	
	descriptor	
209	Including plural logical	
	address spaces, pages,	
	segments, blocks	
210	Resolving conflict, coherency,	
	or synonym problem	
211	.Address multiplexing or address	
	bus manipulation	
212	.Varying address bit-length or	
	size	
213	.Generating prefetch, look-ahead,	
	jump, or predictive address	
214	.Operand address generation	
215	.In response to microinstruction	
216	.Hashing	
217	.Generating a particular pattern/	
	sequence of addresses	
218	Sequential addresses generation	
219	.Incrementing, decrementing, or	
	shifting circuitry	
220	.Combining two or more values to	
	create address	
221	.Using table	

#### E-SUBCLASSES

The following subclasses beginning with the letter E are E-subclasses. Each E-subclass corresponds in scope to a classification in a foreign classification system, for example, the European Classification system (ECLA). The foreign classification equivalent to an E-subclass is identified in the subclass definition. In addition to US documents classified in E-subclasses by US examiners, documents are regularly classified in E-subclasses according to the classification practices of any foreign Offices identified in parentheses at the end of the title. For example, "(EPO)" at the end of a title indicates both European and US patent documents, as classified by the EPO, are regularly added to the subclass. E-subclasses may contain subject matter outside the scope of this class.Consult their definitions, or the documents themselves to clarify or interpret titles.

E12.001	ACCESSING, ADDRESSING OR ALLOCATING WITHIN MEMORY
	SYSTEMS OR ARCHITECTURES (EPO)
E12.002	.Addressing or allocation; relocation (EPO)
E12.003	<pre>With multidimensional access, e.g., row/column, matrix, etc. (EPO)</pre>
E12.004	With look-ahead addressing means (EPO)
E12.005	User address space allocation, e.g., contiguous or noncontiguous base addressing,
E12.006	Free address space management (EPO)
E12.007	(EPO)
E12.008	e.g., flash memory, etc. (EPO)
E12.009	Garbage collection, i.e., reclamation of unreferenced memory (EPO)
E12.01	Using reference counting (EPO)
E12.011	Incremental or concurrent garbage collection, e.g., in real-time systems, etc. (EPO)
E12.012	collection (EPO)
E12.013	Multiple users address space allocation, e.g., using different base addresses, etc. (EPO)
E12.014	Using tables or multilevel address translation means (EPO)
E12.015	Addressing variable-length words or parts of words (EPO)
E12.016	In hierarchically structured memory systems, e.g., virtual memory systems, etc. (EPO)
E12.017	Addressing of memory level in which access to desired data or data block requires associative addressing means, e.g., cache, etc. (EPO)
E12.018	<pre>Using pseudo-associative means, e.g., set-associative, hashing, etc. (EPO)</pre>
E12.019	For peripheral storage systems, e.g., disc cache, etc. (EPO)

# CLASS 711 ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: 711 - 3 MEMORY

- E12.02 ....With dedicated cache, e.g., instruction or stack, etc. (EPO)
- E12.021 ....Using selective caching, e.g., bypass, partial write, etc. (EPO)
- E12.022 ....Using clearing, invalidating, or resetting means (EPO)
- E12.023 ....Multi-user, multiprocessor, multiprocessing cache systems (EPO)
- E12.024 .....With multilevel cache hierarchies (EPO)
- E12.025 .....With a network or matrix configuration (EPO)
- E12.026 .....Cache consistency protocols (EPO)
- E12.027 .....Using directory methods (EPO)
- E12.028 .....Copy directories (EPO)
- E12.029 .....Associative directories (EPO)
- E12.03 .....Distributed directories, e.g., linked lists of caches, etc. (EPO)
- E12.031 .....Limited pointers directories; state-only directories without pointers (EPO)
- E12.032 .....With concurrent directory accessing, i.e., handling multiple concurrent coherency transactions (EPO)
- E12.033 .....Using a bus scheme, e.g., with bus monitoring or watching means, etc. (EPO)
- E12.034 .....In combination with broadcast means, e.g., for invalidation or updating, etc. (EPO)
- E12.035 .....For main memory peripheral accesses, e.g., I/O or DMA, etc. (EPO)
- E12.036 .....With software control, e.g., non-cacheable data, etc. (EPO)
- E12.037 .....With cache invalidating means (EPO)
- E12.038 .....With shared cache (EPO)
- E12.039 .....For multiprocessing or multitasking (EPO)
- E12.04 ....With main memory updating (EPO)
- E12.041 ....Organization and technology of caches (EPO)

E12.042	Of parts of caches, e.g., directory or tag array, etc.
E12.043	With plurality of cache
E12.044	nierarchy levels (EPO) Multiple simultaneous or quasi-simultaneous cache
E12.045	<pre>Cache with multiple tag or data arrays being simultaneously accessible</pre>
E12.046	(EPO) Partitioned cache, e.g., separate instruction and
E12.047	operand caches, etc. (EPO) Cache with interleaved addressing (EPO)
E12.048	Cache with multi-port tag or data arrays (EPO)
E12.049	Overlapped cache accessing,
E12.05	By multiple requestors
E12.051	(LPO) With reload from main
E12.052	memory (EPO) Cache access modes (EPO)
E12.053	Burst mode (EPO)
E12.054	Page mode (EPO)
E12.055	Parallel mode, e.g., in parallel with main memory or CPU, etc. (EPO)
E12.056	Variable-length word access
E12.05/	With pre-letch (EPO)
E12.058	Address translation (EPO)
E12.059	<pre>Using page tables, e.g., page table structures, etc. (EPO)</pre>
E12.06	<pre>Involving hashing    techniques, e.g., inverted    page tables, etc. (EPO)</pre>
E12.061	Using associative or pseudo- associative address translation means, e.g., translation look-aside buffer (TLB), address translation buffer (ATB), address cache, etc. (EPO)
E12.062	Associated with data cache (EPO)
E12.063	Data cache being concurrently physically addressed (FPO)
E12.064	Data cache being

addressed (EPO)

### 711 - 4 CLASS 711 ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: MEMORY

- E12.065 .....For multiple virtual address spaces, e.g., segmentation, etc. (EPO)
- E12.066 ....Decentralized address translation, e.g., in distributed shared memory systems, etc. (EPO)
- E12.067 ....For peripheral accesses to main memory, e.g., DMA, etc. (EPO)
- E12.068 ....For multiple virtual address spaces, e.g., segmentation, etc. (EPO)
- E12.069 ... Replacement control (EPO)
- E12.07 ....Using a replacement algorithm (EPO)
- E12.071 ....0f the least frequently used type, e.g., with individual count value, etc. (EPO)
- E12.072 .....With age list, e.g., queue, MRU-LRU list, etc. (EPO)
- E12.073 .....Being minimized, e.g., nonMRU, etc. (EPO)
- E12.074 .....Being generated by decoding array or storage (EPO)
- E12.075 .....With special data handling, e.g., priority of data or instructions, pinning, errors, etc. (EPO)
- E12.076 .....Using additional replacement algorithm (EPO)
- E12.077 .....Adapted to multidimensional cache systems, e.g., setassociative, multi-cache, multi-set, or multilevel, etc. (EPO)
- E12.078 .. Addressing physical block of locations, e.g., base addressing, module addressing, memory dedication, etc. (EPO)
- E12.079 ... Interleaved addressing (EPO)
- E12.08 ... Address space extension (EPO)
- E12.081 ....For memory modules (EPO)
- E12.082 ....For I/O modules, e.g., memory mapped I/O, etc. (EPO)
- E12.083 ...Combination of memories, e.g., ROM and RAM, etc., to permit replacement or supplementing of words in one module by words in another module (EPO)
- E12.084 ...Configuration or reconfiguration (EPO)
- E12.085 ....With centralized address assignment (EPO)

E12.086 .....And decentralized selection (EPO) E12.087 ....With decentralized address assignment (EPO) E12.088 .....Address being position dependent (EPO) E12.089 ....With feedback, e.g., presence or absence of unit detected by addressing, overflow detection, etc. (EPO) E12.09 ....Multi-configuration, e.g., local and global addressing, etc. (EPO) E12.091 .Protection against unauthorized use of memory (EPO) E12.092 ... By using cryptography (EPO) E12.093 .. By checking subject access rights (EPO) E12.094 ... Key-lock mechanism (EPO) E12.095 .... In virtual system, e.g., with translation means, etc. (EPO) E12.096 ... Using access table, e.g., matrix or list, etc. (EPO) E12.097 ... In hierarchical protection system, e.g., privilege levels, memory rings, etc. (EPO) E12.098 .. By checking object accessibility, e.g., type of access defined by the memory independently of subject rights, etc. (EPO) E12.099 ... Protection being physical, e.g., cell, word, block, etc. (EPO) E12.1 ....For module or part of module (EPO) E12.101 .... For range (EPO) E12.102 ... Protection being virtual, e.g., for virtual blocks or segments before translation mechanism, etc. (EPO) E12.103 .Protection against loss of

#### FOREIGN ART COLLECTIONS

FOR 000 CLASS-RELATED FOREIGN DOCUMENTS

memory contents (EPO)