text-only page produced automatically by LIFT Text Transcoder Skip all navigation and go to page contentSkip top navigation and go to directorate navigationSkip top navigation and go to page navigation
National Science Foundation
 
Funding
design element
Find Funding
A-Z Index of Funding Opportunities
Recent Funding Opportunities
Upcoming Due Dates
Advanced Funding Search
How to Prepare Your Proposal
About Funding
Proposals and Awards
Proposal and Award Policies and Procedures Guide
  Introduction
Proposal Preparation and Submission
bullet Grant Proposal Guide
  bullet Grants.gov Application Guide
Award and Administration
bullet Award and Administration Guide
Award Conditions
Other Types of Proposals
Merit Review
NSF Outreach
Policy Office
Related
Grants.gov logo

Division of Computing and Communication Foundations

Multicore Chip Design and Architecture:  (MCDA)

CONTACTS

Name Email Phone Room
Sankar  Basu sabasu@nsf.gov (703)292-8910   
Lawrence  Goldberg lgoldber@nsf.gov (703)292-8339   

Additional Program Contacts:

Chitaranjan  Das,  Program Director,  CCF/CISE/NSF,  telephone: (703)292-8910,  email: cdas@nsf.gov

Timothy  Pinkston,  Program Director,  OAD/CISE/NSF,  telephone: (703)292-8910,  email: tpinksto@nsf.gov

Pradeep  Fulay,  Program Director,  ECCS/ENG/NSF,  telephone: (703)292-8339,  email: pfulay@nsf.gov

Yogesh  Gianchandani,  Program Director,  ECCS/ENG/NSF,  telephone: (703)292-8339,  email: ygiancha@nsf.gov

Dale  Edwards,  Program Manager/ICSS,  telephone: (919)941-9438,  email: Dale.Edwards@src.org

William H. Joyner, Director/CADTS, SRC, telephone: (919) 941-9472, email:  william.joyner@src.org

David Yeh, Director/ICSS, SRC, telephone: (919) 941-9464, email: David.Yeh@src.org

Scott  List,  Director/IPS,  SRC,  telephone: (919)941-9483,  email: scott.list@src.org

Kwok  Ng,  Director/DS,  SRC,  telephone: (919)941-9417,  email: kwok.ng@src.org

PROGRAM GUIDELINES

Solicitation  08-584

SYNOPSIS

As Moore’s law scaling runs its course, researchers in industry and academia must explore new means by which to ensure continued technological advances in computing.  CMOS scaling is increasingly limited by the realities imposed by physics, making architectural innovations the most likely means by which to achieve increased computational performance. Multicore-based systems that modularly integrate multiple, heterogeneous processor cores on a single chip promise computational performance enhancements for both high and low end computing platforms (e.g., from petaflop machines to embedded systems). 

Novel research is needed on design, fabrication, architecture and programmability of homogeneous as well as heterogeneous multicore systems that will address virtually all hardware and software aspects of computing system design. NSF and the Semiconductor Research Corporation (SRC) recognize this need, and have agreed to embark on this new collaborative research program to address compelling research challenges in multicore-based systems that are of paramount importance to industry, academia and society at large.

THIS PROGRAM IS PART OF

Additional Funding Opportunities for the CCF Community




Print this page
Back to Top of page
  Web Policies and Important Links | Privacy | FOIA | Help | Contact NSF | Contact Webmaster | SiteMap  
National Science Foundation
The National Science Foundation, 4201 Wilson Boulevard, Arlington, Virginia 22230, USA
Tel:  (703) 292-5111, FIRS: (800) 877-8339 | TDD: (800) 281-8749
Last Updated:
October 17, 2008
Text Only


Last Updated: October 17, 2008