





# Silicon Sensor with Readout ASICs for EXAFS Spectroscopy

Gianluigi De Geronimo, Paul O'Connor

Microelectronics Group, Instrumentation Division, Brookhaven National Laboratory, Upton, NY

Rolf H. Beuttenmuller, Zheng Li

Semiconductor Lab., Instrumentation Division, Brookhaven National Laboratory, Upton, NY

Anthony J. Kuczewski, D. Peter Siddons

National Synchrotron Light Source, Brookhaven National Laboratory, Upton, NY

# Typical fluorescence EXAFS spectroscopy geometry



### **Resolution vs Rate**



$$ENC^{2} = A_{1}(\gamma) \left(C_{p} + C_{i}\right)^{\gamma+1} \frac{rate}{p^{\gamma}} + A_{2} \frac{I_{p}}{rate} \qquad 0 < \gamma < 1$$

#### **Resolution vs Rate**



## **Optimum pixellation**





• charge sharing ( $\approx$ 20µm/side) and trapping (gap/side) : empirical

#### **Optimum pixellation**





Si n-type high resistivity wafer 250µm thick, N = 384 p<sup>+</sup> ≈1mm×1mm pixels,  $C_p \approx$  700-1000fF gaps 10µm, 30µm, 50µm

# **Beam through**



## Interconnecting pixel to front-end electronics



± interconnect parasitic

- bond length

- + interconnect parasitic
- constraint on ASIC area and layout
- fluorescence from Pb (Sn/Pb/Ag)
- illumination from segmented side

# Sensor – ASIC photo



one quadrant

# **ASIC channel overview**



 $\approx 3 \text{ mW}$ 

# **ASIC layout cells**



# **ASIC** photo



32 channels, 3.6 <sup>-</sup> 6.3 mm<sup>2</sup>

#### **Measured resolution**



### <sup>55</sup>Fe spectrum



# **ASIC** overview

Technology	CMOS 0.35µm 3.3V 2P4M	
Size	$\approx 3.6 \times 6.3 \text{ mm}^2$	
# MOSFETs	≈ 180,000	
# Channels	32	
power / channel	≈ 8 mW	
# Discriminators	three / channel (1 thr., 2 win.)	
threshold adjustment	four 6-bit DACs (1.6mV step)	
threshold dispersion (adj)	≈ 2.5 electrons rms	
# Counters	three / channel	
bits per counter	24	
Gain (settable)	750, 1500 mV/fC	
Peaking time (settable)	0.5, 1, 2, 4 µs	
ENC @ 1µs	≈ 14 + 12/pF electrons rms	
ENC @ 4µs	≈ 11 + 6/pF electrons rms	

- self adaptive continuous reset
- high order shaper
- band-gap referenced output baseline
- output baseline stabilizer (BLH)
- test capacitors
- analog and pixel leakage monitors
- plug & play (fully self biasing)
- serial interface
  - counters readout
  - gain / peaking-time setting
  - monitors & test enable
  - •channel masking
  - DACs setting

•token or chip-select mode

# Readout





## **Readout interface**

Image: Second secon		■ ■ X-A Trim DAC Settings	• <b>• ×</b>	
File Sessions Settings	X-∺ ASIC Operation controls			
	Gain Gain	Pixel 67	1111 SCA2IO SCA2III 120 126	
🖓 NSLS asic1 detecto 🔹 🗖		Thresh.	63 57	
	♦ 1.0V/UC	SCA 1	46 50	
		SCA 2 0	48 56	
			0	
Operator	set FBLK		0	
oporator			63 63	
		Channel disable	61 41	
-	Shaping time			
		Enable Cal. Input	03 03	
	o us			
Set levels		🗖 🔄 🖃 Enable Leakage Output 🚽	I°	
_			60 58	
	~ 2 O US	Enable Analog Output 🛛 🚽	41 47	
	♦ Elous		57 61	
	4.0 US	Enable All Cal.	0	
÷	Display F.S. 1000	Count Disable All Cal	48 54	
Trims			63 53	
	Close MCA window	Global Reset		
			03 03	
🗙 🛏 Set lev	/els		0	
		23 63 63	63 63	
Oui Thresh	1024 1024	24 0 0	0 0	
	1005 mar	25 48 55	43 48	
SCATH		26 0 0	0	
SCA1 Io	2200 2299	27 52 63	56 58	
0.07(110)			0	
SCA2 hi	4095 4095			
		3U 34 33 94 39 44	23 30	
SCA2 lo	1239 1239	51 130 17	0 10	
s Sattings Haln		^	÷	
		↓ Chip_1 ♦ Chip_2		
man/man1/xvidt	close			
kg/info/xvfb.1		# 4		
kg/info/xvfb.m	1 paraget	l clos	close	
kg/info/xvfb.prerm				
61:"/uClinux-dist-timer-m	od/user/detect/python\$ xvfb	# x	The second s	
command not found scan(1)				
neit "0K to continue?"				
33 🖄 🧟 🚮	🍘 🔊 🖉 🏂 🚱 🚮 3	scan_levels.py	<b>6:58</b>	
× × × =	🐭 🕼 🧏 🗥 🏷 🤰 2 4	(file:/home/peter/uClinux-dis X NSLS asic1 detecto	or contra U	

#### Automatic threshold equalization



before correction *s* » 170e<sup>-</sup> rms



after correction s » 2.5e<sup>-</sup> rms

#### **New EXAFS detector**



*»* 400 channels, < 300 eV, > 10MHz

#### **Current EXAFS detector**



head - preamplifiers

» 100 channels, > 350 eV, < 1 MHz



rack – shapers ...

## Summary

#### **New detector for EXAFS**

- monolithic Si sensor, 400-mm<sup>2</sup> active area
- ≈ 400 1-mm<sup>2</sup> pixels
- 32-channel ASICs

#### First results (single quadrant)

- ENC  $\approx$  11 + 6/pF e<sup>-</sup> rms @ 4µs
- FWHM < 300eV @ rate < 100 kHz/pixel
- threshold dispersion < 2.5 e<sup>-</sup> rms

#### Future work

- one ASIC iteration
- pixel gap selection (10, 30, 50 μm)
- Peltier cooler assembly / test
- four quadrant (12 ASICs) assembly / test
- on-field test at NSLS (BNL)