

# High-Rate, High-Resolution Detector for EXAFS Experiments

**Gianluigi De Geronimo, Paul O'Connor**

*Microelectronics Group, Instrumentation Division, Brookhaven National Laboratory, Upton, NY*


**Rolf H. Beuttenmuller, Zheng Li**

*Semiconductor Lab., Instrumentation Division, Brookhaven National Laboratory, Upton, NY*


**Anthony J. Kuczewski, D. Peter Siddons**

*National Synchrotron Light Source, Brookhaven National Laboratory, Upton, NY*


# Typical fluorescence EXAFS spectroscopy geometry



# Resolution vs Rate




$$\text{rate} = \frac{\text{Rate}}{N} \quad (N = \text{number of pixels})$$




$$\text{ENC}^2 = A_1(\gamma)(C_p + C_i)^{\gamma+1} \frac{\text{rate}}{p^\gamma} + A_2 \frac{I_p}{\text{rate}} \quad 0 < \gamma < 1$$

# Resolution vs Rate





## Optimum pixellation



$$\text{ENC}^2 \div (C_p(N) + C_i)^{\gamma+1} \frac{\text{Rate}}{N} \frac{1}{\left(\frac{P}{N} - p_2\right)^\gamma}$$


# Optimum Pixellation






Si n-type high resistivity wafer 250 $\mu$ m thick,  
N = 384 p<sup>+</sup>  $\approx$ 1mm×1mm pixels, C<sub>p</sub>  $\approx$  700-1000fF  
Versions with gaps of 10 $\mu$ m, 20 $\mu$ m, 50 $\mu$ m

# Beam through






# Interconnecting pixel to front-end electronics




- + interconnect parasitic
- + bond length
- fringe capacitance
- charge sharing and trapping




- + bond length
- interconnect parasitic
- dielectric losses

$6\text{mm} \times 10\mu\text{m}$ ,  $\text{Si}_3\text{N}_4$  ( $\epsilon_r=6.5, \tan(\delta) \approx 1\text{m}$ ),  $3\mu\text{m}$ ,  $\delta C_i \approx 1.2\text{pF}$   
 $\delta \text{FWHM}_{\text{loss}} = 8.5/q \cdot \sqrt{(2kTC_i \tan(\delta))} \approx 180\text{eV}$




- + interconnect parasitic
- constraint on ASIC area and layout
- fluorescence from Pb (Sn/Pb/Ag)
- illumination from segmented side




- + dielectric losses
- $\pm$  interconnect parasitic
- bond length

## Sensor – ASIC photo




one quadrant

## Sensor – ASIC photo




one quadrant

## Sensor – ASIC photo



one quadrant

# ASIC channel overview



## INPUT p-MOSFET

- optimized for operating region
- NIM A480, p.713

## CONTINUOUS RESET

- feedback MOSFET
- self adaptive sub-pA - nA
- low noise  $< 3.5e^-$  rms @  $1\mu s$
- highly linear  $< 0.2\%$  FS
- US patent 5,793,254
- NIM A421, p.322
- TNS 47, p.1458

≈ 3 mW

## HIGH ORDER SHAPER

- amplifier with passive feedback
- 5<sup>th</sup> order complex semigaussian
- 2.6x better resolution vs 2<sup>nd</sup> order
- TNS 47, p.1857

## BASELINE STABILIZER (BLH)

- low-frequency feedback, BGR
- slew-rate limited follower
- DC and high-rate stabilization
- dispersion  $< 3mV$  rms
- stability  $< 2mV$  rms @  $rt \times tp < 0.1$
- TNS 47, p.818

≈ 5 mW




## DISCRIMINATORS

- five comparators
- 1 threshold + 2 windows
- four 6-bit DACs (1.6mV step)
- dispersion (adj)  $< 2.5e^-$  rms

## COUNTERS

- three (one per discriminator)
- 24-bit each

# ASIC layout cells




# ASIC photo

charge preamplifier

shaper with BLH

discriminators and DACs

counters



*32 channels,  $3.6 \times 6.3 \text{ mm}^2$*

## ASIC photo



**32 channels**  
 **$3.6 \times 6.3 \text{ mm}^2$**   
 **$0.35\mu\text{m CMOS}$**




# ASIC photo

charge preamplifier


shaper with BLH

discriminators and DACs

counters




# Electronic Resolution vs Peaking Time




$C_p \approx 700\text{fF}$ ,  $C_{i\text{-bond}} \approx 50\text{-}200\text{fF}$ ,  $C_{i\text{-pad}} \approx 220\text{fF}$


# Energy Resolution - single channel




# Energy Resolution vs Pixel Gap




# Spectral Quality vs Pixel Gap




# Energy Resolution vs Mixed Signal



# Energy Resolution vs Pixel Rate



# Peak Shift vs Rate







# ASIC overview





<b>Technology</b>	CMOS 0.35 $\mu$ m 3.3V 2P4M
<b>Size</b>	$\approx 3.6 \times 6.3 \text{ mm}^2$
<b># MOSFETs</b>	$\approx 180,000$
<b># Channels</b>	32
<b>power / channel</b>	$\approx 8 \text{ mW}$
<b># Discriminators</b>	three / channel (1 thr., 2 win.)
<b>threshold adjustment</b>	four 6-bit DACs (1.6mV step)
<b>threshold dispersion (adj)</b>	$\approx 2.5 \text{ electrons rms}$
<b># Counters</b>	three / channel
<b>bits per counter</b>	24
<b>Gain (settable)</b>	750, 1500 mV/fC
<b>Peaking time (settable)</b>	0.5, 1, 2, 4 $\mu$ s
<b>ENC @ 1<math>\mu</math>s</b>	$\approx 14 + 12/\text{pF} \text{ electrons rms}$
<b>ENC @ 4<math>\mu</math>s</b>	$\approx 11 + 6/\text{pF} \text{ electrons rms}$

- self adaptive continuous **reset**
- high order **shaper**
- **band-gap** referenced output baseline
- output baseline **stabilizer** (BLH)
- **test capacitors**
- analog and pixel leakage monitors
- **plug & play** (fully self biasing)
- serial interface
  - counters readout
  - gain / peaking-time setting
  - monitors & test enable
  - channel masking
  - DACs setting
- token or chip-select mode


# Readout



# Readout Interface



before  
correction  $\sigma \approx$   
**170e<sup>-</sup> rms**



after  
correction  $\sigma$   
 **$\approx 2.5e^{-}$  rms**

# Readout interface

The screenshot displays the control interface for the NSLS asic1 detector. It features several windows and a console window.

**ASIC Operation controls** window:

- Gain: 1.0V/uC (selected), 0.5 V/uC
- Shaping time: 0.5 us (selected), 1.0 us, 2.0 us, 4.0 us
- Pixel: 67
- Thresh: 0
- SCA 1: 0
- SCA 2: 0
- Buttons: set EBLK, Close, MCA window
- Options: Channel disable, Enable Cal. Input, Enable Leakage Output, Enable Analog Output
- Buttons: Enable All Cal., Disable All Cal., Global Reset

**Set levels** window:

- Thresh: 1024 / 1024
- SCA 1 hi: 4095 / 4095
- SCA 1 lo: 2299 / 2299
- SCA 2 hi: 4095 / 4095
- SCA 2 lo: 1239 / 1239
- Button: close

**Trim DAC Settings** window:

	A1hi	SCA2lo	SCA2hi
20	20	26	
63	63	57	
46	46	50	
48	48	56	
0	0	0	
0	0	0	
63	63	63	
61	61	41	
0	0	0	
63	63	63	
0	0	0	
0	0	0	
62	62	56	
60	60	58	
41	41	47	
57	57	61	
0	0	0	
48	48	54	
63	63	53	
0	0	0	
63	63	63	
21	21	46	55
22	0	0	0
23	63	63	63
24	0	0	0
25	48	55	43
26	0	0	0
27	52	63	56
28	0	0	0
29	0	0	0
30	34	33	23
31	38	44	48


**Console** window:

```


61:~/uClinux-dist-timer-mod/user/detect/python# xvfb
command not found
61:~/uClinux-dist-timer-mod/user/detect/python# ls /usr/doc/xvfb
scan(1)
# correct levels
print "OK to continue?"
scan_levels.py
  
```

The system tray at the bottom shows the time as 6:58 on 05/14/02.

# Automatic threshold equalization




*before correction  $\sigma \approx 170e^- rms$*



*after correction  $\sigma \approx 2.5e^- rms$*

## New EXAFS detector



**$\approx 400$  channels,  $< 300$  eV,  $> 10$  MHz**

## Current EXAFS detector



head - *preamplifiers*

$\approx 100$  channels,  $> 350$  eV,  $< 1$  MHz



rack - *shapers ...*

# Summary

## **New detector for EXAFS**

- monolithic Si sensor, 384-mm<sup>2</sup> active area
- 384 1mm<sup>2</sup> pixels
- 32-channel ASICs

## **First results (single quadrant)**

- ENC  $\approx 11 + 6/\text{pF}$  e<sup>-</sup> rms @ 4 $\mu$ s
- FWHM < 300eV @ rate < 100 kHz/pixel
- threshold dispersion < 2.5 e<sup>-</sup> rms
- 50 $\mu$ m gap preferred

## **Future work**


- one ASIC iteration
- four quadrant (12 ASICs) assembly / test
- on-field test at NSLS (BNL)

## **Acknowledgment**


**A. Kandasamy, V. Radeka, P. Rehak, G. C. Smith  
D. Pinelli, J. Triolo**




## Settable gain and peaking time




# Correction of Threshold Dispersion




# <sup>55</sup>Fe spectrum





# $^{55}\text{Fe}$ spectrum



# $^{55}\text{Fe}$ spectrum



# Input MOSFET optimization




$$\text{ENC}^2 = \frac{A_1}{\tau_P} \frac{(C_p + C_i + C_g)^2}{g_m} + A_2 A_f (C_p + C_i + C_g)^2 + A_3 \tau_P (I_p + I_{rst})$$


$g_m, C_g, A_f$ , are functions of input MOSFET width  $\mathbf{W}$  and power  $\mathbf{P}$

# Input MOSFET optimization

$g_m$  vs  $P$




$g_m$  vs  $W$



$$C_g \approx (C_{ox}L + C_{ov}) \cdot W$$


$$A_f \approx K_f / (C_{ox}L \cdot W)$$

# Input MOSFET optimization






# Input MOSFET optimization




# Input MOSFET optimization



# Continuous reset


$L/W \gg 1$ , strong inversion, saturation



- current gain equal to  $N$
- fully linear
- **self-adapts** to leakage current
- minimum noise contribution

# Continuous reset


$$\frac{2kT}{R_s} \frac{1}{N^2} \equiv q \cdot I_{eq} \quad R_s \approx 192k\Omega \rightarrow I_{eq} \approx 260pA$$




$$R_s \approx 192k\Omega \rightarrow I_{eq} \approx 260fA$$

# Continuous reset


## linearity



## output vs pixel leakage current




# High order shaping



	$A_1/\tau_P$
5 <sup>th</sup> cpx	1
5 <sup>th</sup>	1.24
2 <sup>nd</sup>	2.64


$$\text{ENC}^2 = \frac{A_1}{\tau_P} \frac{(C_p + C_i + C_g)^2}{g_m} + \dots$$

# Output baseline stabilizer




# Output baseline stabilizer

transfer function



performance at high rate





## Other ASIC features

- plug & play
- per-channel test capacitor
- programmable gain
- programmable peaking time
- high output drive capability
- high stability vs temperature →

