





# High-Rate, High-Resolution Detector for EXAFS Experiments

Gianluigi De Geronimo, Paul O'Connor

Microelectronics Group, Instrumentation Division, Brookhaven National Laboratory, Upton, NY

Rolf H. Beuttenmuller, Zheng Li

Semiconductor Lab., Instrumentation Division, Brookhaven National Laboratory, Upton, NY

Anthony J. Kuczewski, D. Peter Siddons

National Synchrotron Light Source, Brookhaven National Laboratory, Upton, NY

## Typical fluorescence EXAFS spectroscopy geometry



#### **Resolution vs Rate**



$$ENC^{2} = A_{1}(\gamma) \left(C_{p} + C_{i}\right)^{\gamma+1} \frac{rate}{p^{\gamma}} + A_{2} \frac{I_{p}}{rate} \qquad 0 < \gamma < 1$$



#### **Resolution vs Rate**

# **Optimum pixellation**



$$ENC^{2} \div \left(C_{p}(N) + C_{i}\right)^{\gamma+1} \frac{\frac{Rate}{N}}{\left(\frac{P}{N} - p_{2}\right)^{\gamma}}$$

## **Optimum Pixellation**





Si n-type high resistivity wafer 250µm thick, N = 384 p<sup>+</sup> ≈1mm×1mm pixels,  $C_p \approx 700-1000$ fF Versions with gaps of 10µm, 20µm, 50µm

# Beam through



## Interconnecting pixel to front-end electronics



+ dielectric losses

- bond length

± interconnect parasitic

+ interconnect parasitic

- constraint on ASIC area and layout
- fluorescence from Pb (Sn/Pb/Ag)
- illumination from segmented side

## Sensor – ASIC photo



one quadrant

## Sensor – ASIC photo



one quadrant

# Sensor – ASIC photo



one quadrant

## **ASIC channel overview**



 $\approx 3 \text{ mW}$ 

## **ASIC layout cells**



## **ASIC** photo



32 channels, 3.6  $\times$  6.3 mm<sup>2</sup>

## **ASIC** photo



32 channels 3.6 × 6.3 mm<sup>2</sup> 0.35μm CMOS

## **ASIC** photo

charge preamplifier	shaper with E	BLH disc	criminators ar /	nd DACs	counters

60 ≅ 60pA 50 +25°C 40 -15°C **Rms Electrons** -35°C 30  $\cong 5 p A$  $\cong 1 p A$ 20 no sensor 10 Pixel gap = 50µm 0 L 0.1

**Electronic Resolution vs Peaking Time** 

 $C_p \approx 700 fF, C_{i-bond} \approx 50-200 fF, C_{i-pad} \approx 220 fF$ 

Peaking time [µs]

10



#### **Energy Resolution vs Pixel Gap**



#### **Spectral Quality vs Pixel Gap**



#### **Energy Resolution vs Mixed Signal**



#### **Energy Resolution vs Pixel Rate**





# **ASIC** overview

Technology	CMOS 0.35µm 3.3V 2P4M		
Size	pprox 3.6 $ imes$ 6.3 mm <sup>2</sup>		
# MOSFETs	≈ 180,000		
# Channels	32		
power / channel	≈ 8 mW		
# Discriminators	three / channel (1 thr., 2 win.)		
threshold adjustment	four 6-bit DACs (1.6mV step)		
threshold dispersion (adj)	$\approx$ 2.5 electrons rms		
# Counters	three / channel		
bits per counter	24		
Gain (settable)	750, 1500 mV/fC		
Peaking time (settable)	0.5, 1, 2, 4 µs		
ENC @ 1µs	$\approx$ 14 + 12/pF electrons rms		
ENC @ 4µs	≈ 11 + 6/pF electrons rms		

- self adaptive continuous reset
- high order shaper
- band-gap referenced output baseline
- output baseline stabilizer (BLH)
- test capacitors
- analog and pixel leakage monitors
- plug & play (fully self biasing)
- serial interface
  - counters readout
  - gain / peaking-time setting
  - monitors & test enable
  - channel masking
  - DACs setting
- token or chip-select mode

#### Readout





#### **Readout Interface**











before correction *σ* ≈ 170e<sup>-</sup> rms after correction *σ* ≈ 2.5e<sup>-</sup> rms

### **Readout interface**

Image: A state of the state				X-⊠ Trim DAC Settings	• <b>• ×</b>		
Ē	File Sessions Settinas	X-∺ ASIC Operation controls					
!-	· · · · · · · · · · · · · · · · · · ·	Gain Gain		Pixel 67	A INI SCAZIO SCAZNI		
(–¤ NS	SLS asic1 detecto 🔳 🖬			Thresh.	63 57		
		♦ 1.0V/UC		SCA 1	46 50		
				SCA 2 0	48 56		
				00/(2)	0 0		
	Operator	set FBLK			0		
					63 63		
				Channel disable	61 41		
		Shaping time					
				Enable Cal. Input	03 03		
		♦ V.5 US					
	Set_levels	o 1 0 up		🗖 Enable Leakage Output 👘	62 56		
	_				60 58		
		~ 2 0 US		Enable Analog Output	41 47		
		♦ Elis do	2		57 61		
		⇔ 4.0 us		Enable All Cal.	0		
	Tuinee	Display F.S. 1000	Count	Disable All Cal	48 54		
	i nms			Disable / III Call	63 53		
		Close MCA window		Global Reset			
					0505		
	X−¤ Set lev	rels 🔹 🗖 💌	sole				
				23 63 63	63 63		
	Ouil Thresh J	1024 1024		24 0 0	0 0		
		4005		25 48 55	43 48		
	SCATHI	4090		26 0 0	0		
	SCA1 In	2299 2299		27 52 63	56 58		
	SCA2 hi	4095 4095			0		
				31 38 44	48 48		
<4>	SCA2 IO	1239 1239		01 ]	- J J.		
s Setti	ings Help		<b>n</b> i i i i i i i i i i i i i i i i i i i	a			
	and foundable	1		¶ ♦ Chip_1   ♦ Chip_2			
man/ma	ani/xvidt	close		g			
kg/inf	fo/xvfb.1		#	<u>ا</u> ا			
kg/info/xvfb.met.int					lose		
kg/info/xvfb.postinsc							
61:"/uClinux-dist-timer-mod/user/detect/python\$ xvfb							
command not round 61**/uEjinux-dist-timer-mod/user/detect/puthon\$ ls /usr/doc/xvfh # correct levels							
🛛 🖓 🎊 🚵 🚺 👘 🙀 🏠 🏈 🆓 🖓 👘 🗳 🖓 👘 🛄 🗳 👘 👘 👘 🚺							
0.00		🐭 1173 🖘 VS 🎮 🤝 🎾 🛛 2	4 🔮 (file	c/home/peter/uClinux-dis 🛛 🗙 NSLS asic1 def	ector contro 🛛 🕛 📟 🛄 05/14/02		

#### Automatic threshold equalization



before correction  $\sigma \approx 170e^{-1}$  rms



after correction  $\sigma \approx 2.5e^{-1}$  rms

#### **New EXAFS detector**



 $\approx$  400 channels, < 300 eV, > 10MHz

#### **Current EXAFS detector**



head - preamplifiers

 $\approx$  100 channels, > 350 eV, < 1 MHz



rack – shapers ...

# Summary

#### **New detector for EXAFS**

- monolithic Si sensor, 384-mm<sup>2</sup> active area
- 384 1mm<sup>2</sup> pixels
- 32-channel ASICs

## First results (single quadrant)

- ENC ≈ 11 + 6/pF e<sup>-</sup> rms @ 4µs
- FWHM < 300eV @ rate < 100 kHz/pixel
- threshold dispersion < 2.5 e<sup>-</sup> rms
- 50µm gap preferred

#### **Future work**

- one ASIC iteration
- four quadrant (12 ASICs) assembly / test
- on-field test at NSLS (BNL)

**Acknowledgment** 

A. Kandasamy, V. Radeka, P. Rehak, G. C. Smith D. Pinelli, J. Triolo

## Settable gain and peaking time



#### **Correction of Threshold Dispersion**



## <sup>55</sup>Fe spectrum



### <sup>55</sup>Fe spectrum



## <sup>55</sup>Fe spectrum





$$= NC^{2} = \frac{A_{1}}{\tau_{P}} \frac{\left(C_{p} + C_{i} + C_{g}\right)^{2}}{g_{m}} + A_{2}A_{f}\left(C_{p} + C_{i} + C_{g}\right)^{2} + A_{3}\tau_{P}\left(I_{p} + I_{rst}\right)$$

 $g_m, C_g, A_f$ , are functions of input MOSFET width **W** and power **P** 



 $\begin{aligned} \mathbf{C}_{g} &\approx (\ \mathbf{C}_{ox} \mathbf{L} + \mathbf{C}_{ov} \ ) \cdot \mathbf{W} \\ \mathbf{A}_{f} &\approx \ \mathbf{K}_{f} \ / \ (\ \mathbf{C}_{ox} \mathbf{L} \cdot \mathbf{W} \ ) \end{aligned}$ 







## **Continuous reset**



## **Continuous reset**





 $\text{Rs}\approx 192\text{k}\Omega \ \rightarrow \ \text{I}_{\text{eq}}\approx 260\text{fA}$ 

## **Continuous reset**



# High order shaping



# **Output baseline stabilizer**



## **Output baseline stabilizer**



## **Other ASIC features**

- plug & play
- per-channel test capacitor
- programmable gain
- programmable peaking time
- high output drive capability
- high stability vs temperature —

