BNL	A. Kandasamy
	V. Gratchev (BNL & PNPI)
	P. O'Connor
	V. Polychronakos
	V. Radeka
	J. Sondericker III
	D. Stephani
	V. Tcherniatine (BNL & MEPI)
	A. Vanyashin (BNL & MEPI)
	B. Yu
Boston University	J. Shank

NAME	IC34			
LAYOUT (20:1 SCALE)				
EXPERIMENT	ATLAS			
SUB-DETECTOR	CATHODE STRIP CHAMBER (MUON ENDCAP)			
C _{DET} RANGE	40 - 150 PF			
CIRCUIT	CALIBRATION, AMPLITIDE (PREAMP/SHAPER, TRACK+HOLD, MUX), TIM- ING(CONSTANT FRACTION DISCRIMINATOR)			
NO. CHANNELS	8			
CHIP SIZE	4.75MM X 5.29MM			
PACKAGE	84-PIN CERAMIC J-LEADED CHIP CARRIER			
GAIN	5 - 20 MV/FC, PROGRAMMABLE IN 4 STEPS			
PULSE SHAPE	BIPOLAR SEMIGAUSSIAN WITH 130 - 550 NSEC PEAKING TIME, PROGRAM- MABLE IN 4 STEPS			
SIGNAL	TO 250 FC			
NOISE	1800 ELECTRONS R.M.S. (WITH FASTEST SHAPING, C _{DET} = 65 PF)			
POWER	70 MW/CHANNEL			
COMMENT	FACILITATES DATA-DRIVEN READOUT ARCHITECTURE (NO ANALOG PIPE- LINE)			

Track-and-Hold Readout Electronics -- Front End ASIC



- Similar to AMPLEX
- Preamp sized for high capacitance
 - 2 μm CMOS
- Fast shaper/discriminator on each channel
- Digitally programmable gain and shaping time

 Follow up on Development for SSC/GEM Currently in the design of CMS, ATLAS, and PHENIX Under Consideration in LHC-B 	PROPERTIES • High Resolution for momentum recon- struction (~ 50 mm) • Transverse coordinate (~1mm - 1cm) • Timing (~ 4 ns) • Timing (~ 4 ns) • Trigger primitives • Trigger primitives • Trigger primitives • Trigger primitives • Those arbitraty segmentation of cath- odes • Measured sensitivity to: • notons ~10 ⁻⁴ • notons ~10 ⁻⁴	
Saluts Hoom		

Cathode Strip/Pad Chambers

RD5 Data Acquisition System



Jonnor, Oct. 20, 1996

ATLAS CSC F











U	alibration	
(struce OCAE) shutilamA		 Procedure: 0.7pF, 1% tolerance capacitors on every channel groups of every 4th channel pulsed at a time polynomial fit polynomial fit corrected for capacitor variations by second "individual" calibration with same capacitor on every channel track-and-hold delay skew held to < 20 ns cross-talk correction for channels within a chip
	Number of channels 60 -0.4 -0.2 0 -0.2 -0.4 -0.4 -0.2 -0.4 -0.4 -0.4 -0.2 -0.4 -0.4 -0.4 -0.4 -0.4 -0.4 -0.4 -0.4	Difference between expected and measured charge: shaded histogram: just after the calibration open histogram - one day after the calibration
	ATLAS CSC Electronics	P. O'Connor, Oct. 20, 1996

X-ray position spectrum from slit collimator (corrected for parallax)







Measurements with High-Energy Muons



P. O'Connor, Oct. 20, 1996

RD5 Results



Measurements with High-Energy Muons

Position Resolution





Discriminator





4.5 µs

+0.3

0



0





P. O'Connor, Oct. 20, 1996

1 nsec/div HOR

Tpk Control



-0.6

P. O'Connor, Oct. 20, 1996





CMOS Track-and-Hold IC Results









- waveform samples continuously written to capacitor array
 - 5-10 samples read out
 - can be deadtimeless
- no discriminators required
- deconvolution of overlapping pulses possible

: (خ

ATLAS CSC Electronics

- only one sample per strip is written and read
 - exactly at the peak
- strip is dead until after L1 latency + readout time
- discr. outputs required; can also be used to form local track segments for readout sparsifica-

tion

P. O'Connor, Oct. 20, 1996



P. O'Connor, Oct. 20, 1996

Sampling Architectures

CMS Clock-Driven Sampling Architecture



	Rates in ATLAS are 10-100 times higher than at SSC =>	 The shaping time has to be shortened The inefficiency of the data-driven architecture with a single storage location has to be considered. 	<u>SHAPING TIME</u> : to avoid pileup Ts < (1/20)x(1/rate)	For SSC: $T_s \sim 700$ nsec For ATLAS: $T_s \sim 100$ nsec	Shorter shaping time causes degradation in S/N:	1. Signal is reduced by ballistic deficit: $Q_{coll} \sim ln(1+T_s/t_0)$ 2. Series ENC increases as	$ENC \sim 1/V I_S$	<u>INEFFICIENCY</u> : for strip rates $> \sim 50$ kHz, probability of more than one hit per L1 latency is significant.	Two solutions:	 Clock-driven sampling with SCA Data-driven but with multiple storage locations 		
Adopting GEM Design to ATLAS		in 3 usec		o o N=2 N=3 N=4 N_n=1	.001	Strip				Prob. 64 >	10/4 5*10/4 10/5 5*10/5 10/6 Rate per Strip	

P. O'Connor, Oct. 20, 1996



Effect of Shaping Time on S/N Ratio

Data Rate

Flux	1.5 kHz/cm ²
Strip Area	.5 x $50 = 25 \text{ cm}^2$
Strips/hit	5
Samples/strip	10
Bits/sample	20
Precision channels/chamber	768
L1 Rate	10 kHz
Beam Crossing Rate	40 MHz

Data rate per chamber = $1.5 \times 10^3 \times 25 \times 5 \times 10 \times 20 \times 768 \times 10^5 / 40 \times 10^6 = 72$ Mbits/sec

No. Chambers per endcap: 32

Data rate per endcap = $72x10^{6} x 32 = 2.3$ Gbits/sec

	•
	•
	•
	¢
	•
	E
	:
()	Į
Ö	
end	
efer	f
R B	C

- 1. G. Bencze et. al., "Position and Timing Resolution of interpolating cathode strip chambers in a test beam", NIM A 357 (1995) 40-54
- V. Gratchev et. al., "Double Track Resolution of Cathode Strip Chambers", submitted to NIM ~i ~i ~i
 - E. Beauville, et. al., "AMPLEX ", Nucl. Instr. and Meth. A 288 (1990) 157
- P. O'Connor, "Low-Noise CMOS Signal Processing IC for Interpolating Cathode Strip Chambers", IEEE Trans. Nucl. Sci., 42(4), Aug. 1995, 824-829
- P. O'Connor, "Monolithic Front-End IC's for Interpolating Cathode Pad and Strip Chambers for GEM", Proc. Third Int'I. Conf. on Electronics for Future Colliders, Chestnut Ridge, NY May 1993, 167-178 Ś.
 - T. Ferguson, et. al., "Front-End Electronics for CMS Endcap Muon Chambers", Design Document Version 2.0, July 1996 <u>.</u>

